AnaGlobe Technology Included in TSMC Custom Design Reference Flow and RF Reference Design Kit

HSIN CHU, Taiwan Oct. 5, 2012 – AnaGlobe Technology, Inc. announced that TSMC has included the GOLF customized layout design platform and Thunder layout integration tool in TSMC’s Custom Design Reference Flow. AnaGlobe provides the solutions of density variation analysis and design for the Flow. In addition, AnaGlobe provides the RF PCell design environment with GOLF PCell Designer for TSMC’s RF Reference Design Kit (RF RDK) 4.0. 

Density variations will degrade sensitive analog circuit performance and cause mismatch between simulation and silicon, especially in HKMG processes. Traditional dummy-fill algorithms try to satisfy density upper and lower bounds but without considering analog device matching and users need to create symmetric dummy devices manually. GOLF can automatically generate dummy devices surrounding the active devices to meet process requirements in uniform density as well as for user designs in device matching.

The edge effect analysis of sensitive devices is accomplished by Thunder's high performance layout data evaluation engine. Based on the display and report of MOS array variations, users can modify the selected layout areas to achieve better matching precision between silicon data and simulation results.

The whole chip/IP density analysis is accomplished by Thunder.

It provides real time density distribution analysis and verification at the whole chip level to make uniform layouts in high density variation areas by adjusting the design or dummy fill.

PCell creation for RF designs was traditionally a time consuming task and requires solid programming skill. GOLF provides a visualized integrated development environment (IDE) for PCell design, preview, testing, debug, and documentation on layout directly, which helps reduce an RF PCell development time from normally a week to less than a day. GOLF is based on AnaGlobe's patented highly flexible and reusable hierarchical parameterized layout generator to support direct parameterization of OpenAccess (OA) objects in the existing layout as well as complicated objects such as polygon text, fingers, spiral, and runway. Layouts can be composed by geometric operations with those OA objects, and the objects by user-defined code in C++/TCL/PERL/PYTHON can also be easily integrated.

 “AnaGlobe is pleased to participate in TSMC’s Custom Design Reference Flow and RF RDK 4.0,” said Yi-Jen Su, President of AnaGlobe Technology. “We always put customers' success as our top priority mission. With the introduction of the density variation analysis and RF parameterized layout generation, our customers can get more reliable custom design systems on chip (SoCs).”

“Custom Design Reference Flow and RF Reference Design Kits are the joint effort of TSMC and our ecosystem partners enabling custom and RF designs in TSMC advanced technologies,” said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division. "We welcome Anaglobe’s participation in these initiatives and provide their capabilities to help customers to minimize density variations and simplify RF PCell development."

About AnaGlobe Technology, Inc.
AnaGlobe is an EDA company focusing on the field of innovation automatic IC physical layout design software and upgrading an efficient and time-saving work flow solution. AnaGlobe is privately held and maintains with headquarters in Hsin-Chu, Taiwan. AnaGlobe is a member of the OpenAccess Coalition and the OpenPDK Coalition of Si2.

 




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Staff Software Engineer - (170059) for brocade at San Jose, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
2017 IoT Developers Conference at Santa Clara Convention Center California - Apr 26 - 27, 2017
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy