IntegrIT's Wideband Acoustic Echo Canceller Now Available on Tensilica's HiFi Audio/Voice DSP

SANTA CLARA, CA -- (Marketwire) -- Oct 16, 2012 -- Tensilica®, Inc. today announced the immediate availability of the AEC WB (acoustic echo cancellation, wideband) technology from IntegrIT DSP Design House, a leading supplier of DSP (digital signal processing) software solutions. The AEC WB codec has been optimized and ported to Tensilica's HiFi Audio/Voice DSP, the leading audio/voice DSP IP core. The IntegrIT AEC WB codec provides off-the-shelf speech enhancement that brings crystal clear HD (high definition) voice to mobile platforms.

AEC WB enables full duplex communications and HD voice (16 Khz) in smartphones as well as intercoms, PC-based video conferencing, and living room environments. It helps make speech much more intelligible with no noise or echo. It suppresses echo even in loud environments with poor speakers and microphones.

"Our customers have asked for a G.167 compliant wideband acoustic echo canceller to meet the demand for higher quality speech in smartphones," stated Larry Przywara, Tensilica's senior director of mobile multimedia. "Combined with wideband codecs such as AMR-Wideband, this optimized port enables HD voice quality with a small memory footprint and low power."

"One of the most cycle-consuming parts of the AEC WB is the FFT (Fast Fourier transform)," stated Dmitry Paroshin, managing partner, IntegrIT. "We have been very impressed with how effective and precise Tensilica's HiFi DSP can execute the FFT, and other DSP algorithms, in a very efficient manner."

IntegrIT's AEC WB codec combines several important customer features. It has a simple integration API (application interface), is robust, does not require any tuning, supports HD mode, and has multiple acoustic profiles. There are several configuration settings available for fine grain tuning, but the AEC WB works perfectly as is on a wide range of environmental conditions with default settings.

The AEC WB codec can be combined with adaptive beam forming software to support up to four microphones, further enhancing the mobile voice experience.

Tensilica's HiFi Audio/Voice DSPs are the leading licensable audio DSP IP cores, licensed by over 50 customers including many of the top 10 semiconductor manufacturers and leading system OEMs. The HiFi Audio/Voice DSPs support over 100 audio/voice codecs and sound enhancement software programs. The HiFi Audio/Voice HW/SW solution offers leading performance even for ultra-low-power applications. They are part of Tensilica's growing line of DPUs (dataplane processor units) that efficiently do the challenging computing and signal processing intensive tasks in SOC (system-on-chip) designs.

About IntegrIT
IntegrIT is a DSP software design house based in Moscow, Russia, that provides design services, software product development and customization. IntegrIT has a solid track record in design and deployment of cutting edge software solutions for hard real time VoIP, CCoIP (critical communication over IP) systems. IntegrIT Wideband Acoustic Echo Cancellation technology combined with up to 4 microphones beam forming optimized for smartphones and provides hands free crystal clear voice experience in a wide range of environments. For more information on IntegrIT AEC WB technology visit

About Tensilica
Tensilica, Inc. is the leader in customizable dataplane processor IP cores. Dataplane Processor Units (DPUs) combine the best capabilities of CPUs and DSPs while delivering 10 to 100x the performance because they can be customized using Tensilica's automated design tools to meet specific signal processing performance targets. Tensilica's DPUs power SOC designs at system OEMs and six out of the top 10 semiconductor companies for products including mobile phones, consumer electronics devices (including digital TV, Blu-ray Disc players, broadband set top boxes, digital still cameras and portable media players), computers, and storage, networking and communications equipment. For more information on Tensilica's patented, benchmark-proven DPUs visit

Tensilica and Xtensa are registered trademarks belonging to Tensilica, Inc. All other company and product names mentioned are trademarks and/or registered trademarks of their respective owners.

Add to Digg Bookmark with Add to Newsvine

Press Contacts:

Paula Jones
(408) 327-7343

Email Contact

Erika Powelson
(831) 424-1811

Email Contact

Dmitry Paroshin
+7 495 545-46-42

Email Contact 

Review Article Be the first to review this article

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
Peggy AycinenaIP Showcase
by Peggy Aycinena
ARM: A Gnawing Sense of Unease
More Editorial  
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy