Atrenta Takes Three of Five Top Spots in DeepChip DAC User Survey
| | Rate | Review | Notices

Popular DeepChip survey summarizes user opinions on EDA products

SAN JOSE, Calif. — (BUSINESS WIRE) — October 3, 2012 — Atrenta Inc., a leading provider of SoC Realization solutions for the semiconductor and consumer electronics industries, announced today that its products took three of the top five positions in the popular DeepChip DAC User Survey. The survey, conducted by John Cooley and published on the DeepChip portal, summarizes user inputs regarding the top products at DAC. This year’s survey included detailed responses from 178 EDA tool users.

The #1 product area in this user survey was RTL power reduction, and prominently included in the user discussion was Atrenta’s SpyGlass Power product. SpyGlass Power verifies, analyzes and optimizes SoC power consumption at the register transfer level (RTL) of abstraction.

IP reuse took the #2 place in the survey, and Atrenta’s IP Kit and GenSys products received positive comments from user respondents.

Taking the #5 place in the user survey were bughunters and BugScope received a substantial number of positive user comments. BugScope is developed by NextOp Software, which was recently acquired by Atrenta.

“I am delighted to see three of the top five categories in the DeepChip DAC User Survey focused on Atrenta core competencies – RTL design and IP reuse,” said Ajoy Bose, chairman, president and CEO at Atrenta. “The many positive user comments about BugScope validate our recent acquisition as well. The user community has spoken – RTL design, verification and IP reuse are gaining importance and Atrenta is in the middle of this trend.”

“Going into DAC, it was clear that RTL power was a hot topic, and it took the #1 spot on my Cheesy Must See List before the show,” said John Cooley, founder and moderator of the DeepChip portal. “Users have commented that 9 - 16 percent power reduction is possible with SpyGlass Power – the highest numbers posted. The ability to take CPF/UPF power intent into account while reducing power was cited as unique and important, too.”

About is a 21-year old clearinghouse where chip designers contribute first-hand evaluations and benchmarks of commercial EDA tools. The DeepChip mailing list has 33,018 subscribers and it’s widely read to get an uncensored view of what chip designers really think about current EDA tools. Web site:

About Atrenta

Atrenta’s SpyGlass® Predictive Analysis software platform significantly improves design efficiency for the world’s leading semiconductor and consumer electronics companies. Patented solutions provide early design insight into the demanding performance, power and area requirements of the complex system on chips (SoCs) fueling today’s consumer electronics revolution. More than two hundred companies and thousands of design engineers worldwide rely on SpyGlass to reduce risk and cost before traditional EDA tools are deployed. SpyGlass functions like an interactive guidance system for design engineers and managers, finding the fastest and least expensive path to implementation for complex SoCs.

SpyGlass from Atrenta: Insight. Efficiency. Confidence. Web site:


© 2012 Atrenta Inc. All rights reserved. Atrenta, the Atrenta logo, SpyGlass and GenSys are registered trademarks of Atrenta Inc and BugScope is a trademark of Atrenta Inc. All others are the property of their respective holders.

This press release contains forward-looking statements. Atrenta disclaims any obligation and does not undertake to update or revise the forward-looking statements in this press release.


Charu Puri
Tel: +1-408-453-3333
Email: Email Contact
PR Agency:
Lee PR
Liz Massingill
Tel: +1-650-363-0142
Email: Email Contact

Review Article Be the first to review this article

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy