CST launches new product CST BOARDCHECK

Darmstadt, Germany, August 31, 2012, Computer Simulation Technology (CST) launches a new product that analyzes PCBs with respect to EMC and SI related design rules.

Design engineers dealing with electromagnetic compatibility (EMC) and signal integrity (SI) of PCBs, can now employ CST BOARDCHECK™ to get a quick overview of potential problems in their layout. CST BOARDCHECK supports a multitude of popular layout formats such as CADENCE® ALLEGRO®, Zuken CR 5000, Mentor Graphics® Expedition® and ODB++, which are read-in using the sophisticated CST STUDIO SUITE® import filters.

Once imported, the engineer can easily check nets critical to the design against a number of individually selectable, industrially well established design rules, in order to ensure the EMC and SI of the design. EMC rules include net reference (net crossing split…), wiring, crosstalk (critical net near I/O net…), decoupling (capacitor density…), and placement (I/O filter distance,...). SI rules include net integrity (net length,…) and via integrity (unconnected via pads,…). CST BOARDCHECK rapidly generates a report listing all violations and enables the user to highlight the corresponding  problematic portions of the design.

If required, the user can carry out further analyses with a CST PCB STUDIO® solver or perform a push-button export for 3D full wave simulation in CST MICROWAVE STUDIO®.

“We are happy to see that with the release of CST BOARDCHECK, the knowledge and expertise of EMSAT is now available inside CST STUDIO SUITE.  EMSAT is a well established design rule checker for EMC and SI rules used by major companies world-wide that is built based on hundreds of man-years expertise gathered at IBM”, commented Dr. Bruce Archambeault, Distinguished Engineer, IBM. “This brings the analysis speed of design rule checking to a 3D environment and enables users to quickly and easily study the detected violations in full detail.”

 

“Our customers require tools that enable them to find problems in their designs quickly”, stated Dr. Bernhard Wagner, Managing Director Sales & Marketing, CST. “An excellent design rule checker such as EMSAT can help them to survey their device. With the release of CST BOARDCHECK we have made the state-of-the-art EMSAT rules for EMC and SI available to them, stand alone or inside CST STUDIO SUITE.”

Availability

CST BOARDCHECK is now available. Please contact your local CST sales representative for more information. 

About CST
CST develops and markets high performance software for the simulation of electromagnetic fields in all frequency bands. Its success is based on the implementation of leading edge technology in a user-friendly interface. CST’s customers are market leaders in industries as diverse as Telecommunications, Defense, Automotive, Electronics, and Medical Equipment. Today CST employs 190 sales, development, and support personnel, and enjoys a leading position in the high frequency 3D EM simulation market. 

CST STUDIO SUITE is the culmination of many years of research and development into the most accurate and efficient computational solutions for electromagnetic designs. It comprises CST’s tools for the design and optimization of devices operating in a wide range of frequencies - static to optical. Analyses may include thermal and mechanical effects, as well as circuit simulation. CST STUDIO SUITE benefits from an integrated design environment which gives access to the entire range of solver technology. System assembly and modeling facilitates multi-physics and co-simulation as well as the management of entire electromagnetic systems. CST STUDIO SUITE can offer considerable product to market advantages such as shorter development cycles, virtual prototyping before physical trials, and optimization instead of experimentation.

Further information about CST is available on the web at http://www.cst.com.


Contact:

Ruth Jackson,
CST
Communications Manager,
Tel: +49 6151 7303-752
Email Contact,




Review Article Be the first to review this article
Synopsys: Custom Compiler


Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Grant Pierce: Grand Challenges in IP
More Editorial  
Jobs
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
Automotive E/E Architecture China Conference at Shanghai China - May 25 - 26, 2017
EMC PCB Design Integration at 13727 460 Ct SE North Bend WA - Jun 6 - 9, 2017
DAC 2017 Conference at Austin TX - Jun 18 - 22, 2017
2017 FLEX Conference at Monterey Conference Center 1 Portola Plaza, Monterey CA - Jun 19 - 22, 2017
ClioSoft
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy