Axiom Files Patent Applications for Unique Debugging Technology

Patents Filed for Five Key Algorithms Used in Advance Debugging of UVM Designs  

Milpitas, California, August 8, 2012 – Strengthening its leadership position in SystemVerilog based verification, Axiom Design Automation, provider of fastest path to verification closure for semiconductor design, today announced that it has filed patent applications in five key areas for debugging of UVM technology.

The five patent applications filed include:

  • METHOD AND APPARATUS for automatically creating and displaying the testbench hierarchy for UVM based testbenches.
  • METHOD AND APPARATUS for automatically creating and displaying the port connectivity schematic  for UVM based testbenches.
  • METHOD AND APPARATUS for tracing values in design through the use of biometric markers.
  • METHOD AND APPARATUS for Synchronization of UVM test bench and design under debug using transactions AUTOMATICALLY extracted from the Simulation Log file without any instrumentation and intervention by the user.
  • METHOD AND APPARATUS tracing drivers and value changes on dynamic testbench variables. 

“Axiom has always taken pride in being the technology leader in functional verification” said Atiq Raza, Chairman of the Board, Axiom Design Automation. “DesignerUVM incorporates some of the most advanced simulation and debug technology ever developed and the successful filing of the five patents is a testimony to the depth of the research and development activity at Axiom. The new ideas and algorithms we developed are so unique and significant that we have chosen to reveal them, even while protecting them, for the benefit of the industry”.

First showcased to the public at the Design Automation Conference in San Francisco in June, DesignerUVM, incorporating the patent pending technology is in production and customers are already benefiting from the advanced technology.

“While the industry standard UVM is great for the industry, it introduces significant challenges for debugging", stated GarySmith, chief analyst at Gary Smith EDA.” With the maturing of SystemVerilog, debugging is a big competitive differentiator for simulators, as validated by the recent acquisition of SpringSoft by Synopsys. Axiom’s patent filing and customer response proves that Axiom has taken a lead when it comes to advanced integrated debugging environment for UVM testbenches”.

Axiom’s  MPSim is industry’s price/performance leading SystemVerilog verification platform. MPSim offers significant new capabilities in simulation performance, debugging, coverage analysis and SystemVerilog enhancements including the newly released DesignerUVM and complete support for VMM, OVM and UVM. Combined with multi-core support, compiled testbench including SystemVerilog and OpenVera, comprehensive coverage closure technology and best-in-class integrated graphical debugger, MPSim offers the most complete verification solution in a single unified kernel architecture for maximum performance. 

About Axiom
Axiom Design Automation is a company focused on providing the best-in-class verification platform to address the growing complexity of today’s FPGAs, ICs, SOCs and systems. Axiom’s flagship product, MPSim is the state-of-the-art, industry proven high performance SystemVerilog simulator integrated with an advanced debugger, compiled testbench automation, multiple clock domain verification and comprehensive coverage analysis for quick verification closure. MPSim incorporates SystemVerilog and OpenVera testbench automation with SVA and coverage analysis in single kernel architecture for maximum performance. MPSim is fully compliant with industry standards such as VMM, OVM, UVM, UPF, etc. For more information please visit www . axiom - da . com

For more information, contact:
Ghulam Nurie
Email Contact

 

 




Review Article Be the first to review this article
Featured Video
Jobs
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Upcoming Events
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy