Tiempo announces silicon validation of TESIC, Tiempo secured platform

Grenoble, France — June 20, 2012 — Tiempo, expert in the design of advanced secured chips, today announced it has proven on silicon its secured transaction platform, TESIC, manufactured on TSMC 130 nm LP process.

As already observed with Tiempo previous clockless circuits, all chip samples were fully functional and matching the expected performance. This successful circuit is another first-time-right design made with Tiempo unique ACC synthesis tool.

Tiempo TESIC is a complete secure platform for the design of integrated circuits implementing secured transactions such as smartcard chips for banking and ticketing, chips for ePassports or NFC secure elements. The TESIC secure platform leverages Tiempo's unique power/performance auto-scaling and tamper-resistant asynchronous technology delivering unprecedented benefits for demanding embedded security applications.

The prototype chips enable Tiempo to confirm the high performances of the TESIC platform for contactless applications. "This is a very important milestone", says Serge Maginot, CEO of Tiempo. "Our clockless design flow having a proven maturity and our TESIC platform being silicon-proven, we are now able to offer a complete chip solution with unmatched performance for secured contactless payment applications."

About Tiempo:

Tiempo offers unique chip solutions and platforms that target secured transactions and have unmatched hardware security and speed/power performance. Its products are ideal for contactless transactions such as banking, ticketing and NFC as well as ultra-secure circuits. Tiempo solution relies on an innovative and patented clockless design technology using standard hardware description languages and ACC, its unique automated synthesis tool for clockless and delay-insensitive designs. Tiempo is headquartered near Grenoble, France, with US offices in California. More information can be found at www.tiempo-ic.com



Contact:

110 rue Blaise Pascal
Inovallée, 38330 Montbonnot St-Martin, France
Tel: +33 4 76 61 10 00
Email: Email Contact
Web: www.tiempo-ic.com




Review Article Be the first to review this article
Aldec Webinar Nov 30

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Senior SW Developer for EDA Careers at San Jose, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise