Tiempo announces silicon validation of TESIC, Tiempo secured platform

Grenoble, France — June 20, 2012 — Tiempo, expert in the design of advanced secured chips, today announced it has proven on silicon its secured transaction platform, TESIC, manufactured on TSMC 130 nm LP process.

As already observed with Tiempo previous clockless circuits, all chip samples were fully functional and matching the expected performance. This successful circuit is another first-time-right design made with Tiempo unique ACC synthesis tool.

Tiempo TESIC is a complete secure platform for the design of integrated circuits implementing secured transactions such as smartcard chips for banking and ticketing, chips for ePassports or NFC secure elements. The TESIC secure platform leverages Tiempo's unique power/performance auto-scaling and tamper-resistant asynchronous technology delivering unprecedented benefits for demanding embedded security applications.

The prototype chips enable Tiempo to confirm the high performances of the TESIC platform for contactless applications. "This is a very important milestone", says Serge Maginot, CEO of Tiempo. "Our clockless design flow having a proven maturity and our TESIC platform being silicon-proven, we are now able to offer a complete chip solution with unmatched performance for secured contactless payment applications."

About Tiempo:

Tiempo offers unique chip solutions and platforms that target secured transactions and have unmatched hardware security and speed/power performance. Its products are ideal for contactless transactions such as banking, ticketing and NFC as well as ultra-secure circuits. Tiempo solution relies on an innovative and patented clockless design technology using standard hardware description languages and ACC, its unique automated synthesis tool for clockless and delay-insensitive designs. Tiempo is headquartered near Grenoble, France, with US offices in California. More information can be found at www.tiempo-ic.com



Contact:

110 rue Blaise Pascal
Inovallée, 38330 Montbonnot St-Martin, France
Tel: +33 4 76 61 10 00
Email: Email Contact
Web: www.tiempo-ic.com




Review Article Be the first to review this article
 True Circuits: Ultra PLL

Aldec

Featured Video
Jobs
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, PA
Design Verification Engineer for intersil at Morrisville, NC
Applications Engineer for intersil at Palm Bay, FL
Upcoming Events
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise