At DAC, Docea Power Showcases Electronic System Design (ESL) Solutions for Power and Thermal Analysis and Modelling; Program Features Docea & User Presentations

SAN FRANCISCO, CA -- (Marketwire) -- May 30, 2012 --

At the Design Automation Conference (DAC) in San Francisco, Docea Power, the design-for-low-power company that delivers ESL tools for power and thermal analysis and modelling, is demonstrating how to use its Aceplorer® for early power architecture exploration and validation, power budget tracking and coupled power and thermal simulation.

The User Track presentations at DAC include talks from Huawei Technologies and STMicroelectronics co-authored by Docea Power.

A Docea speaker is also presenting at the ARM Connected Community Pavilion.

Product Demonstrations:
Monday-Wednesday, June 4-6, from 9 am to 6 pm
Docea Booth #1702

ARM Connected Community Pavilion Presentation
Tuesday, June 5, 2012, 5 pm
ESL power modelling and optimization for ARM-based SoC architectures
Christophe Lucarz, PhD, Field Application Engineer, Docea Power
Booth # 802

User Track Presentations:
Thursday, June 7, 2012 from 1:30 pm-3 pm, Room 303
An ESL Power Flow for Optimizing and Validating the Power Management Strategy on a Multi-Core SoC
Xiaotao Chen, Huawei Technologies Co., Ltd., Bridgewater, NJ

Co-Simulation of a SystemC TLM Virtual Platform with a Power Simulator at the Architectural Level: Case of a Set-Top Box
Jerome Cornet, STMicroelectronics, Grenoble, France
Room #303

Moscone Convention Center, San Francisco, California

For More Information
For more information about Docea Power, please visit
To set an appointment with Docea, please click here.
For more information about DAC, please visit

About Docea Power
Docea Power develops and commercializes a new generation of methodology and tools for enabling faster and more reliable power and thermal modelling at the Electronic Systems Level (ESL). Docea's solutions offer a consistent approach for architectural exploration and optimizing power and thermal behaviour of electronic systems, at an early stage of an electronic design project. Customers include manufacturers of electronic systems, chips and boards that target wireless, multimedia, consumer, networking and automotive applications.
The company has offices near Grenoble, France, and in San Jose, California, USA, and sales offices in Japan and Korea. For more information:

Acronyms and Definition
ESL: Electronic System Level
SoC: System-on-Chip
TLM: Transaction Level Modelling

Aceplorer and AceThermalModeler are trademarks of Docea Power.
All other trademarks or tradenames are the properties of their respective owners.

Add to Digg Bookmark with Add to Newsvine

Press contacts
Chantal Cochini 
l'Ops PR
+33(0)1 42 71 30 93

Email Contact

Georgia Marszalek
ValleyPR LLC
+1 (650) 345-7477

Email Contact 

Review Article Be the first to review this article
 True Circuits: Ultra PLL


Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Design Verification Engineer for intersil at Morrisville, North Carolina
Applications Engineer for intersil at Palm Bay, Florida
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Upcoming Events
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018
IEEE Women in Engineering International Leadership Conference at 150 W San Carlos St San Jose CA - May 21 - 22, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise