Docea Ships New Version of Power and Thermal Analysis Software, Announces Enhanced Thermal Modeler, Schedules Demos at DAC

SAN FRANCISCO, CA -- (Marketwire) -- May 22, 2012 -- Design Automation Conference (DAC) - May 22, 2012 - Docea Power, the design-for-low-power company that delivers Electronic System Level (ESL) software tools for power and thermal analysis and modelling, announced that it is shipping Aceplorer™ 3.0 with an event scheduler for enhanced scenario creation capabilities and support for thermal models generated by its AceThermalModeler for coupled power and thermal simulations capabilities. In addition, it is announcing AceThermalModeler 1.1 with an enhanced 3D viewer for fast model debugging.

Aceplorer models and optimizes electronic design power and thermal consumption for early architecture exploration, architecture validation and power budget tracking during electronic design implementation stages, and AceThermalModeler creates compact RC thermal models for complete systems from system on chips (SoCs) to System-in-Packages (SiP), 3D ICs to complete boards. These compact thermal models are used for fast steady state or dynamic thermal responses enabling early system floorplan exploration or partitioning, improved system packaging and integration architectures, and early exploration of power and thermal management policies to reduce temperature peaks and manage temperature gradients across the system.

What's New
Aceplorer 3.0's new features include an event scheduler to automate the creation of timed scenarios from parallel tasks and workload definitions with different arbitration schemes, along with the support for thermal models created with AceThermalModeler. The event scheduler complements the existing timed flow chart creation and vcd import capabilities already in place and used to automate the creations of use cases.

AceThermalModeler 1.1 will be demonstrated for the first time at DAC. Its new features include an enhanced graphical user interface (GUI) with capabilities for 3D and thermal model creation and debugging. The Docea team will demonstrate how to use its thermal models to validate thermal management policies, simulate power-thermal coupling, detect thermal runaway risks, and improve the productivity of thermal experts and the architecture team.

Product Demonstrations:
Monday-Wednesday, June 4-6, 2012 9 am to 6 pm
Docea Booth #1702
Moscone Convention Center, San Francisco, California

Information and Registration
To request a private demo, please register here
To schedule a meeting with Docea Power, please email Ridha.Hamza (a) or call +33 (0)4 27 85 82 97
For more information about Docea, please visit
To register for DAC, please visit

About Docea Power
Docea Power develops and commercializes a new generation of methodology and tools for enabling faster and more reliable power and thermal modelling at the electronic systems level (ESL). Docea solutions offer a consistent approach for architectural exploration and optimizing power and thermal behaviour of electronic systems, at an early stage of an electronic design project.

Docea's customers include manufacturers of electronic systems, chips and boards that target wireless, multimedia, consumer, networking and automotive applications. The company has offices near Grenoble, France, and in San Jose, California, USA, and sales offices in Japan and Korea.

For more information:

Notes to editors:
Graphics are available on request.

Acronyms and Definition
ESL: Electronic System Level
SiP: System-in-Package
RC: R stands for Resistor and C for Capacitor
SoC: System-on-Chip
Vcd: value change dump; vcd is a standard trace format in the electronic design industry.

Aceplorer and AceThermalModeler are trademarks of Docea Power.
All other trademarks or tradenames are the properties of their respective owners.

Add to Digg Bookmark with Add to Newsvine

Press contacts
Chantal Cochini
l'Ops PR
+33(0)1 42 71 30 93

Email Contact

Georgia Marszalek
ValleyPR LLC
+1 (650) 345-7477

Email Contact 

Review Article Be the first to review this article
Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Qualcomm’s Lu Dai: Energetic leadership for Accellera
More Editorial  
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Upcoming Events
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy