Sidense Exhibiting at TSMC Technology Symposiums

OTTAWA and SANTA CLARA, CA -- (Marketwire) -- Apr 10, 2012 --


What
Sidense will be exhibiting at the U.S. TMSC Technology Symposiums and discussing its low-cost, secure and reliable 1T-OTP non-volatile memory (NVM) IP.

Where
San Jose
San Jose McEnery Convention Center
150 West San Carlos Street
San Jose, CA 95113

Boston
The Westin Hotel - Waltham Boston
70 Third Avenue
Waltham, MA 02451
781-290-5600

Austin
Four Seasons Hotel
98 San Jacinto Blvd.
Austin, TX 78701

When
San Jose on Tuesday, April 17, 2012
9AM to 5:30PM

Boston on Tuesday, April 24, 2012
9AM to 5PM

Austin on Thursday, April 26, 2012
9AM to 5PM

Who
Jim Lipman, Marketing Director
Craig Downing, Product Marketing Manager

About Sidense
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required. The Company's innovative one-transistor 1T-Fuse™ architecture provides the industry's smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (LNVM) IP solution. With over 90 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.

Sidense SiPROM, SLP and ULP memory products, embedded in 200-plus customer designs, are available from 180nm down to 28nm and are scalable to 20nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.

About the TSMC Technology Symposiums
Join the 18th annual TSMC Technology Symposiums and get first-hand updates on TSMC's advanced and specialty technologies, advanced backend capabilities and future development plans!

 

For more information or to schedule a meeting with Sidense please contact:

Jim Lipman for San Jose

Email Contact
925-606-1370

Susann Friedricks for Boston and Austin

Email Contact
830-613-8948 





Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy