Rambus to Present 10 Papers at DesignCon 2012

SANTA CLARA, Calif. — (BUSINESS WIRE) — January 30, 2012 — Rambus Inc. (NASDAQ: RMBS)



Rambus Inc. (NASDAQ: RMBS)



DesignCon 2012
Santa Clara Convention Center
Santa Clara, CA


January 30 – February 2, 2012

At DesignCon 2012, Rambus engineers and scientists will present 10 technical papers on topics such as signal integrity, high-speed memory design and semiconductor security.

Additionally, the company is exhibiting (Booth #301) innovations from its Terabyte Bandwidth Initiative, DDR3 Memory Interface, Ultra-Fast Power-On Technology and Cryptography Research. For additional details, visit www.rambus.com.

Rambus Presentations:

Monday, January 30, 2012

Title: Managing Timing Jitter in High-speed Interface Design
1:30 p.m. - 4:30 p.m. – Ballroom F
Dan Oh, Ralf Schmitt and Chuck Yuan, Rambus Inc.

This session will discuss how as I/O speed continues to increase, timing errors due to random noise and power supply noise become a major bottleneck in high-speed I/O designs.

Tuesday, January 31, 2012

Title: Power Supply Noise Induced Jitter in a 6.4Gbps/Link Memory Interface System
8:30 a.m. - 9:10 a.m. – Ballroom E
Hai Lan, Ravi Kollipara, Sam Chang, Ling Yang, Lei Luo, Kashinath Prabhu, John Eble and Ralf Schmitt, Rambus Inc.

Rambus will discuss and explore the modeling methodology and analysis of supply noise and its jitter impact in a single-ended signaling memory interface operating at 6.4Gbps/link.

Title: Analysis and Characterization of Supply Noise and Its Jitter Impact in a 12.8Gbps Single-ended Signaling Memory Interface
11:05 a.m. – 11:45 a.m. – Ballroom F
Hai Lan, Minghui Han, Wendem Beyene, Chris Madden, Chuck Yuan and Ralf Schmitt, Rambus Inc.

This talk focuses on the analysis of supply noise induced jitter in 12.8Gbps advanced single-ended parallel interfaces with modeling results in correlation with on-chip measurement data.

1 | 2  Next Page »

Review Article Be the first to review this article
CST: Webinar November 9, 2017


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise