Rambus to Present 10 Papers at DesignCon 2012

SANTA CLARA, Calif. — (BUSINESS WIRE) — January 30, 2012 — Rambus Inc. (NASDAQ: RMBS)

Who:

   

Rambus Inc. (NASDAQ: RMBS)

 

Where:

DesignCon 2012
Santa Clara Convention Center
Santa Clara, CA
 

When:

January 30 – February 2, 2012

At DesignCon 2012, Rambus engineers and scientists will present 10 technical papers on topics such as signal integrity, high-speed memory design and semiconductor security.

Additionally, the company is exhibiting (Booth #301) innovations from its Terabyte Bandwidth Initiative, DDR3 Memory Interface, Ultra-Fast Power-On Technology and Cryptography Research. For additional details, visit www.rambus.com.

Rambus Presentations:

Monday, January 30, 2012

Title: Managing Timing Jitter in High-speed Interface Design
1:30 p.m. - 4:30 p.m. – Ballroom F
Dan Oh, Ralf Schmitt and Chuck Yuan, Rambus Inc.

This session will discuss how as I/O speed continues to increase, timing errors due to random noise and power supply noise become a major bottleneck in high-speed I/O designs.

Tuesday, January 31, 2012

Title: Power Supply Noise Induced Jitter in a 6.4Gbps/Link Memory Interface System
8:30 a.m. - 9:10 a.m. – Ballroom E
Hai Lan, Ravi Kollipara, Sam Chang, Ling Yang, Lei Luo, Kashinath Prabhu, John Eble and Ralf Schmitt, Rambus Inc.

Rambus will discuss and explore the modeling methodology and analysis of supply noise and its jitter impact in a single-ended signaling memory interface operating at 6.4Gbps/link.

Title: Analysis and Characterization of Supply Noise and Its Jitter Impact in a 12.8Gbps Single-ended Signaling Memory Interface
11:05 a.m. – 11:45 a.m. – Ballroom F
Hai Lan, Minghui Han, Wendem Beyene, Chris Madden, Chuck Yuan and Ralf Schmitt, Rambus Inc.

This talk focuses on the analysis of supply noise induced jitter in 12.8Gbps advanced single-ended parallel interfaces with modeling results in correlation with on-chip measurement data.

1 | 2  Next Page »



Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Editorial
More Editorial  
Jobs
Design Verification Engineer for intersil at Morrisville, NC
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
Applications Engineer for intersil at Palm Bay, FL
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Upcoming Events
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise