SuVolta Discloses Deeply Depleted Channel(TM) Technology Structure at IEDM 2011

LOS GATOS, CA -- (MARKET WIRE) -- Dec 07, 2011 -- SuVolta, Inc., a developer of scalable low-power CMOS technologies, today disclosed details of its Deeply Depleted Channel™ (DDC) low-power transistor technology, to be presented at IEDM 2011. SuVolta's DDC technology -- a component of its PowerShrink™ low-power CMOS platform -- provides the industry with a low-power device technology that has been demonstrated to reduce power consumption by 50 percent without impacting operating speed. When coupled with advanced voltage scaling techniques, the DDC technology can reduce power consumption by 80 percent or even more.

"SuVolta's technology, which we have proven in silicon, has generated a tremendous amount of interest in the semiconductor industry," said Dr. Bruce McWilliams, president and CEO at SuVolta. "We are now disclosing the details of our DDC transistor technology so that the industry's technologists can envision how SuVolta's technology can lower power consumption, can allow lower supply voltage, and can enable process scaling to sub-20nm."

SuVolta's Deeply Depleted Channel (DDC) Transistor Technology

SuVolta's DDC transistor reduces threshold voltage (VT) variability and enables continued CMOS scaling. The structure works by forming a deeply depleted channel when a voltage is applied to the gate. In a typical implementation the DDC channel has several regions -- an undoped or very lightly doped region, a VT setting offset region and a screening region. Each implementation of SuVolta's DDC transistor may vary depending on the wafer fabrication facility and specific chip design requirements.

The undoped or very lightly doped region removes dopants from the channel which allows for a deeply depleted channel. This reduces random dopant fluctuation (RDF) thereby enabling VDD scaling and improved mobility for increased effective current.

The VT setting offset region sets the transistor threshold voltage levels, without degrading channel mobility. This region also improves sigma VT over conventional transistors.

The screening region screens the charge and sets the depletion layer depth. It also serves as a body for dynamic VT adjustment through biasing, if desired.

The DDC transistor enables lower power operation by reducing power supply voltage. By controlling VT variation, chips designed using SuVolta DDC technology can achieve a number of benefits including:

  • 30 percent lower operating voltage with no performance impact;
  • much lower leakage;
  • less design "guard banding"; and
  • improved yields.

In addition, DDC transistor allows for the setting of multiple VTs, which is vital for today's low-power products. Besides the benefit of significant VT variation reduction, DDC transistors have additional benefits which lead to further reductions in power with higher speed. These include:

  • increased channel mobility for increased drive current;
  • reduced drain induced barrier loading (DIBL); and
  • increased body coefficient for better VT control.

"There are times when making chips smaller just doesn't make sense anymore. Increased lithography costs are inciting the end of Moore's Law because the cost per transistor is plateauing. We are approaching that time now with 28nm and 20nm which I believe will be long-lived nodes," said Dr. Scott Thompson, CTO at SuVolta. "Aside from microprocessors, most of the chips for the mobile market put a premium on cost control and low-power consumption. SuVolta's DDC structure is unique in that it is the only transistor approach that is fully compatible with today's CMOS process integration and fab facilities, and that enables semiconductor companies to retain their existing circuit intellectual property."

"For the industry to enjoy continued advances in mobile electronics, core technology must keep advancing," said Bill Joy, partner at Kleiner Perkins Caufield & Byers. "SuVolta has invented a breakthrough compatible planar bulk CMOS-based process technology to solve the semiconductor industry's greatest challenge -- power."

Learn More

View video and read about SuVolta's Deeply Depleted Channel structure @

For more information on licensing the SuVolta technology, please go to

Read joint Fujitsu Semiconductor Limited and SuVolta IEDM paper press release @

Follow us on Twitter @

About SuVolta, Inc.

SuVolta, Inc. develops and licenses scalable semiconductor technologies that enable a significant reduction in IC power consumption while maintaining performance. Based in Silicon Valley, the team includes world-class engineers and scientists with a long history of technology development and innovation to advance the semiconductor industry. The company is backed by leading venture capital firms Kleiner Perkins Caufield & Byers (KPCB), August Capital and NEA. For more information, visit

Image Available:

Media Contacts:
Margo Westfall
SuVolta, Inc.
+1 (408) 429-6058

Email Contact

Amanda Crnkovich
The Hoffman Agency 
+1 (408) 975-3015

Email Contact 

Review Article Be the first to review this article

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy