Zuken shortens Intel embedded device schematic review time

November 22, 2011 – Munich, Germany and Westford, MA, USA – Zuken has developed an Electronic Design Interchange Format (EDIF) writer for Intel Schematic Review based on its electronic design automation (EDA) solutions. The EDIF writer shortens the time required to review circuits mounted in products in Intel’s embedded devices.

The   Design Gateway version of this module is now available for download from Zuken’s support web page,   https://support.zuken.com. Existing users can download this module at no extra cost. Plans are in place for a   System Designer version to be released in December 2011.

Users of embedded devices currently face the time-consuming task of completing a paper or PDF-based review to verify accuracy when designing logical circuits and printed circuit boards (PCBs). Working with tool development teams at Intel Corporation, Zuken developed the EDIF output module which plays a vital role in the review process. Design reviews are undertaken directly from EDA solution and allows users engaged in the development of products using Intel embedded devices to obtain review results in a timely manner.

- ends -




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, Germany
Senior SW Developer for EDA Careers at San Jose, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise