Atrenta Introduces Early PPA Analysis at ARM TechCon 2011

(BUSINESS WIRE) — October 24, 2011 — Atrenta:

What:
Using ARM's AMBA® Designer and its SpyGlass® and GenSys® product families, Atrenta will demonstrate how to perform Early PPA analysis on AMBA-based designs.

When:
Tuesday, October 25, 2011

Where:
ARM TechCon 2011, Santa Clara Convention Center, Santa Clara, CA. Table #19

Why:
Defining the correct interconnect architecture for complex system on chip (SoC) designs can be challenging, requiring multiple back-end iterations. Early PPA analysis can reduce these iterations by helping to answer questions about the design up-front, such as:

1. What is the performance, power and area of the SoC being planned (PPA)?

2. Can “what-if” analysis be quickly performed to zoom-in on a high-confidence architecture?

3. Can I capture architectural intent, validate it and provide forward guidance for implementation?

Notes:

Atrenta, SpyGlass, GenSys and the Atrenta logo are registered trademarks of Atrenta Inc. All others are the property of their respective holders.

This press advisory contains forward-looking statements. Atrenta disclaims any obligation and does not undertake to update or revise the forward-looking statements in this press advisory.



Contact:

Corporate:
Atrenta
Tiffany Sparks, +1-408-467-4280
Email Contact
or
PR Agency:
Lee PR
+1-650-363-0142
Email Contact




Review Article Be the first to review this article
 True Circuits: IOT PLL

Featured Video
Jobs
Applications Engineer for intersil at Palm Bay, FL
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
Design Verification Engineer for intersil at Morrisville, NC
Upcoming Events
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
TrueCircuits: UltraPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise