Atrenta Introduces Early PPA Analysis at ARM TechCon 2011

(BUSINESS WIRE) — October 24, 2011 — Atrenta:

What:
Using ARM's AMBA® Designer and its SpyGlass® and GenSys® product families, Atrenta will demonstrate how to perform Early PPA analysis on AMBA-based designs.

When:
Tuesday, October 25, 2011

Where:
ARM TechCon 2011, Santa Clara Convention Center, Santa Clara, CA. Table #19

Why:
Defining the correct interconnect architecture for complex system on chip (SoC) designs can be challenging, requiring multiple back-end iterations. Early PPA analysis can reduce these iterations by helping to answer questions about the design up-front, such as:

1. What is the performance, power and area of the SoC being planned (PPA)?

2. Can “what-if” analysis be quickly performed to zoom-in on a high-confidence architecture?

3. Can I capture architectural intent, validate it and provide forward guidance for implementation?

Notes:

Atrenta, SpyGlass, GenSys and the Atrenta logo are registered trademarks of Atrenta Inc. All others are the property of their respective holders.

This press advisory contains forward-looking statements. Atrenta disclaims any obligation and does not undertake to update or revise the forward-looking statements in this press advisory.



Contact:

Corporate:
Atrenta
Tiffany Sparks, +1-408-467-4280
Email Contact
or
PR Agency:
Lee PR
+1-650-363-0142
Email Contact




Review Article Be the first to review this article
 True Circuits: IOT PLL

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
ESD Alliance, San Jose State University to Host Jim Hogan Talk on “IR4: The Cognitive Era” at San Jose State University Student Union Theater 211 South 9th Street San Jose CA - Sep 20, 2017
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise