Open-Silicon Awarded Patent for Low Power ASIC Design Methodology

PowerMAX™ enables design for the lowest possible power

MILPITAS, Calif., Sept. 14, 2011 — (PRNewswire) — Open-Silicon, Inc., a leading SoC design and semiconductor manufacturing company, announced today that the United States Patent and Trademark Office has issued U.S. Patent 7,941,776 related to Open-Silicon's PowerMAX technology. Low power SoC design is a key differentiator for not just mobile applications, but also many networking, telecom, storage, and computing solutions.  This new Open-Silicon patent focuses on lowering SoC dynamic and standby power by enriching the target standard library to best fit the needs of a particular design.

Specifically, this patent encompasses the intellectual property rights of Open-Silicon's ZenCells™, standard cells created on-the-fly using PowerMAX's design-specific library augmentation.  ZenCells drive down both dynamic and leakage power through a method of closed-loop IC design optimization via the creation of design-specific cells from post-layout patterns.  This optimization process involves automatically creating design-specific cells with desired characteristics, such as power, performance, or noise, which are then implemented as a standard cell from a set of post layout patterns.  The pattern represents a part of or a whole standard cell and contains information regarding the pattern, such as layout, timing area, power and noise.  Because these cells are created from post-layout patterns, the risks of prior dynamic library techniques are easily avoided.  The result is cells that are optimized to satisfy the constraints imposed by the design context, thus bringing powerful design-specific customization to standard cell-based design methodology.  

Introduced in 2008, PowerMAX is part of Open-Silicon's Max Technologies product line – a result of extensive R&D to create a series of products that allow customers to take their designs to a level beyond what the latest EDA tools offer. Based on a strong foundation of conventional techniques, PowerMAX adds design-specific library augmentation, back biasing, power recovery and custom leakage signoff, resulting in the ASIC industry's most complete low power design offering.  The total Open-Silicon PowerMAX offering includes both the conventional techniques and the new technologies.  By combining the best industry standard methods with novel technologies unique to Open-Silicon, customers can achieve the lowest power consumption possible for their silicon.  

"Increasing levels of integration in performance-driven SoCs have challenged designers to come up with novel architectural and physical design solutions for power density limitations. At the other end of the spectrum, mobile applications are driving exponential growth in mobile performance, matched with every-increasing battery life requirements," said Colin Baldwin, director of marketing for Open-Silicon. "Open-Silicon identified this growing problem early on and developed the MAX technologies to solve it. The award of this patent underscores Open-Silicon's commitment to low power technology, and the company's ability to provide its customers with better custom silicon."    

About Open-Silicon, Inc.

Open-Silicon is a leading semiconductor company focused on SoC realization for traditional ASIC, develop-to-spec, and derivative ICs. In support of the industry trend towards collaborative engineering and design-lite, Open-Silicon offers SoC architecture, system design, physical design, low-level software, and high-quality semiconductor manufacturing services with one of the world's broadest partner ecosystems for IC development. For more information, visit Open-Silicon's website at or call 408-240-5700.

SOURCE Open-Silicon, Inc.

Open-Silicon, Inc.
Hillary Cain, Dynamic Flow Marketing
Phone: +1-831-439-2071
Email Contact
Colin Baldwin, Director of Marketing, Open-Silicon Inc.
Email Contact

Review Article Be the first to review this article

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy