Berkeley Design Automation Launches Nanometer Circuit Verification Forum

Event to Showcase Analog, RF, and Mixed Signal Circuit Design and Verification Techniques

SANTA CLARA, Calif. — (BUSINESS WIRE) — August 30, 2011 — Berkeley Design Automation, Inc., provider of the world’s fastest nanometer circuit verification, today announced the 2011 Nanometer Circuit Verification Forum, to be held September 22, 2011 at the Santa Clara Network Meeting Center in Silicon Valley’s TechMart. This daylong event will feature leading-edge designers, university programs, and emerging EDA companies sharing successful approaches to verifying analog, mixed-signal, and RF circuits employed in 90nm to 28nm silicon. Free event registration is available at www.nm-forum.com.

Analog, mixed-signal, RF, and custom digital circuitry is the biggest differentiator and the most difficult design and verification challenge for nanometer ICs. Implemented in GHz nanometer CMOS, these circuits introduce a new class of verification challenges that traditional methodologies cannot adequately address. The Nanometer Circuit Verification Forum is a technical event that will highlight and address these challenges in detail.

The event will feature technical presentations from analog and RF circuit designers from the semiconductor industry, silicon IP companies, and leading international universities. Application areas will span state-of-the-art data converters, PLLs and timing circuits, high-speed I/O, wireless transceivers, and image sensors. Emerging verification technologies will include: nanometer device modeling, high-performance circuit simulation, full-spectrum device noise analysis, rapid prototyping with parasitic effects, variation-aware circuit design, circuit optimization, intensive circuit characterization, and thermal-aware circuit verification.

Hosted by Berkeley Design Automation the Nanometer Circuit Verification Forum is supported by EDA companies including Accelicon Technologies, Ciranova Inc., Invarian, Inc., MunEDA, and Solido Design Automation. The event will also feature a keynote by Mr. Jim Hogan, renowned veteran of the semiconductor and electronic design automation industries.

"As we move to deeper nanometer technologies the need for combining best-in-class circuit verification solutions is greater than ever before," said Ravi Subramanian, president and CEO of Berkeley Design Automation. "The first annual Nanometer Circuit Verification Forum provides a venue for semiconductor and EDA companies to showcase innovative collaborative efforts and share the latest technology and research available to address the toughest design and verification challenges facing the semiconductor industry."

About Berkeley Design Automation

Berkeley Design Automation, Inc. is the recognized leader in nanometer circuit verification. The company combines the world’s fastest nanometer circuit verification platform, Analog FastSPICE, with exceptional application expertise to uniquely address nanometer circuit design challenges. More than 100 companies rely on Berkeley Design Automation to verify their nanometer-scale circuits. Berkeley Design Automation has received numerous industry awards and is widely recognized for its technology leadership and contributions to the electronics industry. The company is privately held and backed by Woodside Fund, Bessemer Venture Partners, Panasonic Corp., NTT Corp., IT-Farm, and MUFJ Capital. For more information, visit http://www.berkeley-da.com.

Berkeley Design and BDA are registered trademarks of Berkeley Design Automation, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.



Contact:

PR for Berkeley Design Automation – Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Verification Engineer for Ambarella at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy