Online Demo: Tanner’s HiPer Verify – Design Verification for Analog and Mixed-signal IC Design

MONROVIA, California – August 25, 2011 -- Tanner EDA, the catalyst for innovation for the design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs), has posted a video demonstration of its design verification solution, HiPer Verify™. HiPer Verify is a comprehensive yet affordable tool for analog/mixed signal IC design rule checking (DRC) and layout versus schematic checking (LVS). The tool uses advanced hierarchical algorithmic techniques to provide rapid design verification iterations and can meet the most challenging submicron verification requirements.

What:  Video demonstration of HiPer Verify v15, including:

  • Integration with other tools to reduce risk and uncertainty
  • How to achieve increases in productivity
  • Using advanced Verification Error Navigation to quickly find and fix violations
  • Compatibility with foundry verification decks so that run rules files can be run directly from the foundry

Where:   http://tannereda.com/products/videos-a-demos

When:  On demand

For additional product information, whitepapers, data sheets, and on-demand webinars and demonstrations of other Tanner EDA products, please visit Tanner EDA’s  Videos & Demos homepage

About Tanner EDA

Tanner EDA provides a complete line of software solutions that catalyze innovation for the design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs) and MEMS. Customers are creating breakthrough applications in areas such as power management, displays and imaging, automotive, consumer electronics, life sciences, and RF devices. A low learning curve, high interoperability, and a powerful user interface improve design team productivity and enable a low total cost of ownership (TCO). Capability and performance are matched by low support requirements and high support capability as well as an ecosystem of partners that bring advanced capabilities to A/MS designs.

Founded in 1988, Tanner EDA solutions deliver just the right mixture of features, functionality and usability. The company has shipped over 33,000 licenses of its software to more than 5,000 customers in 67 countries.

HiPer DevGen and L-Edit are trademarks of Tanner Research, Inc.

All other trademarks and trade names are the property of their respective owners.

###




Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Jobs
Design Verification Engineer for intersil at Morrisville, NC
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise