DeFacTo Announces a DFT Signoff Technology Extension Fully Useable by RTL Block designers

Grenoble June 20, 2011 – DeFacTo Technologies introduces new capabilities of its HiDFT-SIGNOFF product to let designers who usually not experts in DFT, to run in-depth DFT checks at the block level. In addition to DRC-based checks at RTL, HiDFT-SIGNOFF 4.5 lets DFT engineers specify for RTL designers clear DFT rules which ensure that RTL blocks once integrated at a higher hierarchical level, all testability requirements are fully respected. Given such template specifications, HiDFT-SIGNOFF augments designer autonomy for DFT checks at block level. Additionally, the designer has the ability to get ATPG aware test and fault coverage figures without a deep DFT knowledge. Finally, in case a DFT issue is discovered for the RTL block, the designer is able to switch on the automatic fix of the DFT issue without any intervention of the DFT expert.

In summary, these new capabilities eliminate the gap between block designers and DFT experts and guarantee that block designers are deeply engaged to ensure high levels of DFT quality.

About DeFacTo

DeFacTo Technologies is a leading provider of Design-for-Test solutions at RTL. DeFacTo solutions enable designers to achieve “Design & DFT” closure at RTL by delivering a high quality suite of tools, which cover planning, analysis, insertion and debug needs. DeFacTo EDA tools HiDFT-SIGNOFF and HiDFT-STAR are silicon proven and are daily helping major semiconductor companies to increase predictability by strengthening Design and DFT quality at RTL and also by eliminating communication gap between DFT engineers and RTL designers. DeFacTo is headquartered at 167 rue de Mayoussard, 38430 Moirans, France. For more information, please visit us at www.defactotech.com.




Review Article Be the first to review this article
CST: Webinar November 9, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise