DeFacTo Announces a DFT Signoff Technology Extension Fully Useable by RTL Block designers

Grenoble June 20, 2011 – DeFacTo Technologies introduces new capabilities of its HiDFT-SIGNOFF product to let designers who usually not experts in DFT, to run in-depth DFT checks at the block level. In addition to DRC-based checks at RTL, HiDFT-SIGNOFF 4.5 lets DFT engineers specify for RTL designers clear DFT rules which ensure that RTL blocks once integrated at a higher hierarchical level, all testability requirements are fully respected. Given such template specifications, HiDFT-SIGNOFF augments designer autonomy for DFT checks at block level. Additionally, the designer has the ability to get ATPG aware test and fault coverage figures without a deep DFT knowledge. Finally, in case a DFT issue is discovered for the RTL block, the designer is able to switch on the automatic fix of the DFT issue without any intervention of the DFT expert.

In summary, these new capabilities eliminate the gap between block designers and DFT experts and guarantee that block designers are deeply engaged to ensure high levels of DFT quality.

About DeFacTo

DeFacTo Technologies is a leading provider of Design-for-Test solutions at RTL. DeFacTo solutions enable designers to achieve “Design & DFT” closure at RTL by delivering a high quality suite of tools, which cover planning, analysis, insertion and debug needs. DeFacTo EDA tools HiDFT-SIGNOFF and HiDFT-STAR are silicon proven and are daily helping major semiconductor companies to increase predictability by strengthening Design and DFT quality at RTL and also by eliminating communication gap between DFT engineers and RTL designers. DeFacTo is headquartered at 167 rue de Mayoussard, 38430 Moirans, France. For more information, please visit us at www.defactotech.com.




Review Article Be the first to review this article
Aldec

Featured Video
Jobs
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
SEMICON Southeast Asia 2018 at New Malaysia International Trade & Exhibition Centre (MITEC) Kuala Lumpur Malaysia - May 22 - 24, 2018
Methodics User Group Meeting at Maxim Integrated 160 Rio Robles San Jose CA - Jun 5 - 6, 2018
IEEE 5G World FOrum at 5101 Great America Parkway Santa Clara CA - Jul 9 - 11, 2018
PCB WEST 2018 Conference & Exhibition at Santa Clara Convention Center Santa Clara CA - Sep 11 - 13, 2018
TrueCircuits: IoTPLL
DAC2018



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise