DeFacTo Announces a DFT Signoff Technology Extension Fully Useable by RTL Block designers

Grenoble June 20, 2011 – DeFacTo Technologies introduces new capabilities of its HiDFT-SIGNOFF product to let designers who usually not experts in DFT, to run in-depth DFT checks at the block level. In addition to DRC-based checks at RTL, HiDFT-SIGNOFF 4.5 lets DFT engineers specify for RTL designers clear DFT rules which ensure that RTL blocks once integrated at a higher hierarchical level, all testability requirements are fully respected. Given such template specifications, HiDFT-SIGNOFF augments designer autonomy for DFT checks at block level. Additionally, the designer has the ability to get ATPG aware test and fault coverage figures without a deep DFT knowledge. Finally, in case a DFT issue is discovered for the RTL block, the designer is able to switch on the automatic fix of the DFT issue without any intervention of the DFT expert.

In summary, these new capabilities eliminate the gap between block designers and DFT experts and guarantee that block designers are deeply engaged to ensure high levels of DFT quality.

About DeFacTo

DeFacTo Technologies is a leading provider of Design-for-Test solutions at RTL. DeFacTo solutions enable designers to achieve “Design & DFT” closure at RTL by delivering a high quality suite of tools, which cover planning, analysis, insertion and debug needs. DeFacTo EDA tools HiDFT-SIGNOFF and HiDFT-STAR are silicon proven and are daily helping major semiconductor companies to increase predictability by strengthening Design and DFT quality at RTL and also by eliminating communication gap between DFT engineers and RTL designers. DeFacTo is headquartered at 167 rue de Mayoussard, 38430 Moirans, France. For more information, please visit us at www.defactotech.com.




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy