Mixel Achieves First Silicon Success With Its MIPI M-PHY IP

Mixel’s customers are saving several man-years of platform development effort

SAN JOSE, Calif. — (BUSINESS WIRE) — June 12, 2011Mixel® Inc., the leader in mobile Mixed-Signal Intellectual Property (IP), announced today that it has achieved first time success with its MIPI® M-PHYSM IP test chip silicon. Mixel’s M-PHY IP supports both TYPE I and TYPE II operation, A and B data rates, and all current and future MIPI M-PHY use-cases, such as DigRF v4, UniProSM 1.4, CSI-3, LLI, and JEDEC’s UFS. The MXL-MIPI-M-PHY-HSG2 supports High-Speed (HS) Gear1 (G1) and Gear2 (G2), as well as Low-Speed Gear 0 (LS-G0) through LS-G7. The IP supports the recently released 1.0 version of the M-PHY specifications.

“We continue to live up to Mixel’s motto, ‘First time silicon success is the rule, no exception,’” said Ashraf Takla, Mixel President and CEO. “The M-PHY is the most versatile PHY available today. In spite of its complexity, the Mixel team was able to verify the M-PHY’s complete functionality within two weeks of receiving the daughter card incorporating the Mixel M-PHY test chip. We believe that this first-time success puts Mixel squarely ahead of the pack,” he added.

Mixel has already licensed its M-PHY to customers for deployment in both TYPE I and TYPE II systems. Mixel’s first-silicon success announcement coincides with the MIPI Alliance’s M-PHY 1.0 Launch.

“We are delighted that Mixel is able to announce this impressive achievement to coincide with our M-PHY 1.0 launch,” said Joel Huloux, Chairman of the MIPI Alliance. “With these announcements, and the increasing use-cases that M-PHY is attracting, such as the recently announced USB 3.0 Promoter Group’s SuperSpeed Inter-Chip specification, it is clear the M-PHY momentum is rapidly building,” he added.

Mixel collaborates closely with all its MIPI ecosystem partners, which include, among many others, Agilent Technologies.

“We are working closely with Mixel to co-validate our M-PHY test portfolio with their first M-PHY silicon even prior to the formal M-PHY 1.0 spec. release,” said Roland Scherzinger, Agilent Technologies' MIPI Program Manager. “Mixel’s silicon is the first that has been made available to us from a MIPI IP vendor. We were excited to see that the IP is performing very well with our established measurements tools,” he added.

Mixel M-PHY platform has been made available to Mixel’s customers and partners to use for their own product development and validation effort. Mixel’s customers are now using the MMP to develop their RTL and to debug, evaluate and demo their MIPI products. This typically saves several man-years of platform development.

Mixel, together with some of its MIPI ecosystem partners will be jointly demonstrating their M-PHY solutions in the MIPI face-to-face meeting on the 16th of June, in Copenhagen, Denmark.

About Mixel

Mixel is the leader in mixed-signal mobile IPs and offers a wide portfolio of high-performance mixed-signal connectivity IP solutions. Mixel’s mixed-signal portfolio includes PHYs and SerDes, such as Mobile PHYs ( MIPI® D-PHY, M-PHYSM, DigRF, and MDDI), general purpose Transceivers, and high-performance PLL and DLL IP cores. For more information contact Mixel at Email Contact or visit www.mixel.com.

About The MIPI Alliance

MIPI Alliance is a global, collaborative organization comprised of companies that span the mobile ecosystem and are committed to defining and promoting interface specifications for mobile devices. MIPI Specifications establish standards for hardware and software interfaces which drive new technology and enable faster deployment of new features and services.

MIPI® is a registered mark of MIPI Alliance, Inc.

©2011 Mixel Corporation. All rights reserved.

Mixel and the Mixel logo are trademarks of Mixel. Other trademarks are the property of their respective companies


Mixel, Inc.
Han Mai, 408-942-9300 ext. 140
Email Contact

Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Senior DSP Firmware Engineer for Cirrus Logic, Inc. at Austin, TX
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise