Docea Enhances What-if Power Analysis and Optimization for Architectures, Use Cases

  • Aceplorer Improves System-Level Performance and Power Trade Off Analysis Using Interoperability with Virtual Platforms 
  • New Demo Showcases Automatic Scanning of Power Reduction Techniques Efficiencies and Architecture Exploration

San Diego, CA, June 2, 2011 - At the 48th Design Automation Conference ( DAC), Docea Power, the design-for-low-power company that delivers software for power consumption and thermal analysis at the architectural level, will show and introduce an enhanced version of its flagship software product, Aceplorer 2.3, with a synthetic view for capturing the power architecture of complex designs. This enables what-if analysis and optimization for hardware architecture and the target applications’ use cases. Aceplorer models and optimizes electronic design power consumption, early in the design cycle, at the architectural level.

Aceplorer 2.3’s new features are built on top of a parameterized power models library. They allow users to set up a complex system design with any number of Intellectual Property (IP) cores and blocks, voltage clusters or clock domain distributions at a fraction of the time needed with any other methodology. The benefit is making more time available for in-depth exploration of the design space.

DAC Demonstrations

At DAC, Docea is demonstrating automatic scanning of power reduction techniques efficiencies on a design (dynamic voltage and frequency scaling (DVFS), clock gating, power gating and any combination thereof) and enabling architects to make better quality design decisions early in the process.

Docea Power’s Aceplorer interoperability with Synopsys Electronic System Level (ESL) products is being demonstrated at Synopsys’ Standards Booth. This interoperability facilitates the import of power-related information for building complex and accurate dynamic scenarios, using performance analysis conducted on virtual platforms.

When/Where

Product Demonstrations:

Monday-Wednesday, June 6-8, 2011, 9 am to 6 pm

Docea Booth #1912

Interoperability with Synopsys ESL products

Tuesday, June 7, 2011, 9 am to 12 pm,

Synopsys Standards Booth #3328

San Diego Convention Center, San Diego, CA


Information and Registration

To request a private demo, please register here.

To schedule a meeting with Docea Power, please email Ridha.hamza (a)doceapower.com or call +33 (0)4 27 85 82 97

For more information about Docea, please visit www.doceapower.com.

To register for DAC, please visit www.dac.com.

About Docea Power

Docea Power develops and commercializes a new generation of methodology and tools for enabling faster and more reliable power and thermal modelling at the electronic systems level. Its Aceplorer offers a consistent approach for executing architectural exploration and optimizing power and thermal behaviour of electronic systems at an early stage of a project. Docea’s customers include manufacturers of electronic systems, chips and boards targeting wireless, multimedia, consumer, networking and automotive applications. For more information: www.doceapower.com.

-end-

Press contacts

Europe: Chantal Cochini, l’Ops PR, +33(0)1 42 71 30 93, Email Contact

US: Georgia Marszalek, ValleyPR LLC, +1 (650) 345-7477, Email Contact

 




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise