Matthew Raggett Joins CLK Design Automation as Vice President of Field Operations and Business Development

LITTLETON, MA — May 19, 2011— CLK Design Automation Inc., the leader in high accuracy timing solutions for nanometer digital IC design, today announced that Matthew Raggett has joined its executive team as Vice President Field Operations and Business Development.  Mr. Raggett will be responsible for strengthening the company’s worldwide sales and support capabilities, and to drive new business relationships in the industry.

“I am truly excited to have Matthew join our team" said Isadore Katz, President and CEO of CLK Design Automation. "Matthew is a proven leader in the EDA industry. His wealth of experience in taking start-ups to the next level will be essential for CLK as we continue to grow and expand.”
“CLK is delivering the kinds of innovative solutions that are essential for 40 and 28 nanometer IC design,” Mr. Raggett said. “These products are proving themselves in production, and this is an excellent opportunity to grow great technology into a great company.”
Prior to joining CLK, Matthew most recently was Chairman of Javelin Design Automation. Prior to that, he was President and CEO of Analog Design Automation, which was acquired by Synopsys in 2004, and was VP Field Operations at Insilicon which was also acquired by Synopsys. Matthew held executive positions at Cadence, National Semiconductor and Fairchild Semiconductor.

About CLK Design Automation

CLK Design Automation is the leader in high accuracy timing solutions - helping leading edge semiconductor companies solve their most pressing timing and manufacturing challenges at 40 and 28nm. CLK DA’s high accuracy timing technology - the FX Model, the Amber Timing Engine, and the FX Variance Solver - delivers full chip capacity, SPICE accuracy, and  unprecedented performance: variance analysis 1 million times faster than Monte Carlo SPICE and path delay and crosstalk analysis 10,000 times faster than SPICE.

CLK Design Automation’s products include AOCV FX for full library AOCV tables in days compared to weeks and months, Path FX for fast delay and variance analysis for critical paths and block timing characterization, Signal FX for SPICE accurate crosstalk analysis, and Silicon Debug to identify variation sensitive critical paths and cells.

Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Sr. staff ASIC Design Engineer -2433 for Microchip at San Jose, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy