Apache Design Solutions - March 2011

 Apache Spotlight

Next Generation Chip Power Model (CPM™) for Broader Range of Applications

Apache released CPM v2.0, its next generation Chip Power Model for true co-analysis/co-optimization of the chip, package, and system. Ideal for wireless and automotive markets, including 3D IC and SiP designs, CPM v2.0 expands the range of coverage to include system resonance awareness, the power transition impact on a global power delivery network (PDN), thermal co-analysis, EMI and EMC validation. It also delivers user configurable models for an effective Chip-Package-System (CPS) flow.

Back to Top

 PathFinder™ Named EDN Innovation Award Finalist

PathFinder, the industry’s first comprehensive electro-static discharge (ESD) physical integrity solution, was named a finalist in the EDN Innovation Awards’ EDA Tools and ASIC Technologies category.

The EDN Innovation Award winners are selected from the finalists by a combination of EDN reader and editorial staff votes. Online voting is now open until March 31, 2011. Winners will be announced at the annual EDN Innovation Awards ceremony on May 2, 2011, in San Jose, California.

Back to Top

 GlobalFoundries and Apache Develop 28nm-SLP Sign-off Ready Flow

GlobalFoundries is jointly developing a 28nm-SLP sign-off ready flow with Apache Design Solutions using RedHawk™ and Totem™ to provide customers with a robust solution to meet their low power demands. The suite of Apache's products in the GlobalFoundries sign-off flow enables designers to perform early prototyping, circuit optimization, and full-chip sign-off.

Back to Top

 Apache Hosts Technology Workshops at DATE

Chip-Package-System Methodology from Early Stage to Sign-off
Tuesday, 2011-03-15, 14:00 - 15:00

Workshop discusses the impact of power and noise on overall system cost and performance and how a proven CPS methodology, deployed early and throughout the flow to sign-off, addresses the power integrity and power induced noise challenges faced today. It will detail modeling, extraction and analysis technologies, and efficient model exchange capabilities required for bringing together SoC, IC package, and system designers to meet system cost and performance targets.

Click here to register

Power Methodology for Energy Efficient Designs
Wednesday, 2011-03-16, 12:30 - 13:30

Apache will demonstrate a power methodology highlighting the company’s broad portfolio of power and noise analysis platforms to address the needs of low power, energy efficient designs. It will include details of RTL power analysis, reduction and debug, custom IP validation and model creation, SoC integration, optimization and sign-off, to ensure power budgets are met while maintaining design integrity. It will also touch on advanced reliability challenges such as ESD and 3D IC, with respect to power, signal and thermal integrity.

Click here to register

Back to Top

 DesignCon 2011 CPS Workshop Recap

Apache hosted the “Methodologies for Chip-Package-System Co-design with EMI/EMC Focus,” at DesignCon featuring presentations by leading experts on methodologies and technologies for CPS, EMI and EMC modeling and analysis. It included case studies and real design examples by speakers from LSI Corporation, Infineon Technologies, and the Missouri University of Science and Technology.

Back to Top



© 2011 Apache Design Solutions, Inc. All rights reserved.

In This Issue

  Upcoming Events

Back to Top

  In the News

  Popular Whitepapers and Latest Blogs

  • Advanced Modeling Technologies for CPS Co-analysis/Co-optimization
  • RTL Design for Power Methodology
  • Power Noise Analysis for Next Generation ICs
  • PathFinder: Solution for Full-chip IC ESD Integrity
  • Power and Signal Line EM Design and Reliability Validation Challenges
  • Technologies for Power, Signal, Thermal, and EMI
  • Power and Noise Integrity for Analog/Mixed-Signal Designs

An Apache Resource account is required. Click here to register.

Latest Blogs

Back to Top

Customer Support

For Apache's online Customer Support center, Click here to register.

To Subscribe

Email Contact to subscribe to future issues of News from Apache Design Solutions.

Review Article Be the first to review this article
Featured Video
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
Upcoming Events
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy