Achronix and Mentor Graphics Provide State of the Art Physical Synthesis Support for Speedster22i FPGAs – the World’s Most Advanced FPGAs Leveraging Intel’s 22nm Process Technology

SAN JOSE, Calif. — (BUSINESS WIRE) — February 15, 2011 — Achronix Semiconductor Corporation today announced the closing of a formal agreement with Mentor Graphics Corporation (NASDAQ: MENT) to provide advanced synthesis support for Achronix Semiconductor’s Speedster22i Field Programmable Gate Arrays (FPGAs). Based on Intel’s 22nm process technology, Achronix Speedster22i shatters the limitations of current FPGAs by offering cost-effective production of high performance, high density, IP-rich FPGAs. In addition to providing logic synthesis for the 22nm Speedster22i FPGA platform, Mentor Graphics Precision Advanced RTL Achronix Edition includes state-of-the-art physical synthesis to quickly implement complex designs with superior quality of results.

Mentor is the first EDA provider to offer physical synthesis support for Speedster22i devices. Working in conjunction with the 4th generation Achronix CAD Environment (ACE 4.0) tool set, the push-button physical synthesis capability provides mixed language (VHDL and Verilog) as well as SystemVerilog support. Automatic incremental synthesis further reduces the design cycle time, yielding time to market advantages for design teams.

Designers with applications demanding the highest levels of assurance and reliability will now be able to take full advantage of the “assured synthesis mode” and “safer finite state machine” (FSM) capabilities that Precision Advanced RTL Achronix Edition provides when targeting the Speedster22i devices. The safer FSM mode automatically infers a fault tolerant implementation, where a single event upset (SEU) will not interrupt FSM operation. The “assured synthesis mode”, available in Precision Advanced RTL Achronix Edition for Speedster22i devices, ensures the synthesized design can be formally verified as is commonly required in safety compliance standards (e.g., DO-254).

“We work closely with the team at Achronix to ensure fully-optimized physical synthesis support for their recently announced 22nm FPGAs,” said Daniel Platzker, FPGA synthesis product line director at Mentor. “The combination of Achronix FPGAs and their access to Intel’s 22nm process technology was a compelling reason to partner with Achronix.”

“Although we are breaking new ground in FPGA performance, density, cost, and features with our Speedster22i family, we are excited to continue to support traditional design methodologies and familiar tools for Speedster22i,” said Yousef Khalilollahi, vice president of marketing at Achronix Semiconductor. “This agreement with Mentor arms designers of the world’s most advanced FPGAs with state of the art tools.”

About Achronix Semiconductor

Achronix Semiconductor is a privately held fabless corporation based in Santa Clara, California. Achronix builds the world’s fastest field programmable gate arrays (FPGAs) capable of up to 1.5 GHz peak performance. In addition, Achronix is the only FPGA provider building affordable high performance, high density, IP-rich FPGAs using Intel’s 22nm process technology. Achronix has sales offices and representatives in the United States, Europe, China, Japan, and Korea, and has research and design offices in Ithaca, N.Y., and Bangalore, India. Find out more at http://www.achronix.com.

Achronix is a registered trademark and Speedster is a trademark of Achronix Corp. All other brands, product names and marks are the property of their respective owners.



Contact:

EML (PR):
Chris King
T: +44 (0)208 408 8000
E: Email Contact
or
Achronix:
Greg Martin, Achronix Semiconductor
T: +01 (0)408-889-4142
E: Email Contact




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise