Real Intent Demonstrates Software for Verification Signoff at Accellera's DVCon

SAN JOSE, CA -- (MARKET WIRE) -- Feb 14, 2011 --


Who/What:
At Accellera's Design Verification Conference and Expo ( DVCon), Real Intent Inc., the leader in automating the intelligence of formal techniques for design verification signoff, is demonstrating electronic design automation (EDA) software, including:

 

  • Ascent™ Lint -- high performance, low noise linting;
  • Ascent IIV -- early functional verification for implied design intent (Implied Intent Verification);
  • Ascent XV -- verification for X-related design bugs (X Verification);
  • Meridian™ CDC -- signoff quality Clock Domain Crossing (CDC) verification;
  • PureTime™ -- constraints management with glitch-aware exception verification

Why:
Real Intent's lint is 10x faster than competition and has the lowest noise.
Real Intent is the only vendor to offer IIV and XV.
Real Intent's CDC is the most comprehensive, and is necessary for verification signoff.

When/Where:
2pm-6:30pm, Tuesday and Wednesday, March 1-2, 2011
Real Intent Booth #502
Doubletree Hotel San Jose
2050 Gateway Place
San Jose, CA 95110

Information and Registration
For more information and to register for DVCon, please visit www.dvcon.org.
To schedule a meeting or demonstration, please email Email Contact.
For more information about Real Intent and its verification products, please visit www.realintent.com.

About Real Intent
Real Intent is the innovator in automating the intelligence of formal techniques for electronic design verification signoff. Its software dramatically improves functional verification efficiency and design quality for ASICs and FPGAs devices and is used by design and verification teams worldwide. www.realintent.com. Follow @RealIntent on Twitter.

Notes to editors:
Ascent, Meridian and PureTime are trademarks of Real Intent, Inc.
All other trademarks and trade names are the property of their respective owners.

 

Add to Digg Bookmark with del.icio.us Add to Newsvine

 

Press Contact
Georgia Marszalek
ValleyPR LLC for Real Intent
+1-650-345-7477

Email Contact 





Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec Simulator Evaluate Now

Featured Video
Jobs
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Senior DSP Firmware Engineer for Cirrus Logic, Inc. at Austin, TX
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise