Jasper DVCon Highlights: ActiveProp and Advanced Formal Solutions

MOUNTAIN VIEW, CA -- (MARKET WIRE) -- Feb 07, 2011 --


WHAT: Jasper Design Automation's ActiveProp™ property synthesis tool will make its North American debut at this year's DVCon. ActiveProp automatically synthesizes properties to expand the property verification set, increase functional coverage, and identify coverage holes. Jasper is also highlighting its industry-leading formal solutions, including JasperGold®, ActiveDesign™ and Intelligent Proof Kits that speed the verification of SoC interconnect protocols. Jasper's advanced technology addresses verification challenges across the spectrum of design applications from architectural verification to post-silicon validation.

WHEN: DVCon will be held Feb. 28 - March 3. Exhibits are open Tuesday and Wednesday, March 1-2, 2pm-6:30pm.

WHERE: Jasper Booth #704, DoubleTree Hotel, San Jose, Calif.

About Jasper Design Automation
Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on the state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 200 successful chip deployments. Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia. Visit www.jasper-da.com to reduce risks; increase design, verification and reuse productivity; and accelerate time to market.

Jasper Design Automation and the Jasper Design Automation logo are trademarks or registered trademarks of Jasper Design Automation, Inc. All other trademarks mentioned are the property of their respective companies.

Contact: 
Jim Lochmiller
lochpr
For Jasper Design Automation
(541) 292-0959

Email Contact 





Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Qualcomm’s Lu Dai: Energetic leadership for Accellera
More Editorial  
Jobs
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Upcoming Events
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy