Physware Joins Industry Leaders in Panel on Cloud Computing for EDA at DesignCon 2011

Panelists Include Industry Experts from Amazon, Texas Instruments, Synopsys, IBM, Physware and Cadence

SANTA CLARA, Calif. — (BUSINESS WIRE) — January 28, 2011Physware, Inc., a leading provider of high-speed and high capacity 3D electro-magnetic solutions for Signal Integrity (SI), Power Integrity (PI), Electromagnetic Interference (EMI) Integrity and Simultaneous Noise Integrity (SNI), today announced that Physware Founder and Professor of electrical engineering at the University of Washington, Dr. Vikram Jandhyala, will chair a panel on “Cloud Computing for Electronic Co-Design: Challenges and Opportunities” at DesignCon 2011 being held at the Santa Clara Convention Center, Santa Clara, CA between January 31 to February 3, 2011.

This panel brings together experts from Texas Instruments, IBM, Cadence, Synopsys, Amazon Web Services, and Physware who will impact and be impacted by cloud computing in EDA from very different viewpoints including as cloud and IT providers, EDA strategists, scalable code developers, electronic designers and cloud users.

The panel will focus on potentially disruptive opportunities and associated challenges in cloud computing for electronic co-design EDA including:

  • Challenges in addressing the niche EDA market
  • Challenges in early adoption and subsequent scaling
  • Going beyond SaaS: Scalable EDA cloud computing
  • Assuring IP protection and design security
  • Role of virtualization software and software libraries
  • Porting public cloud models to private cloud models
  • Usability and functionality challenges and approaches
  • Design benefits for end users
  • Symbiotic business models
  • Interoperability of cloud-based EDA flows from multiple vendors
  • EDA license models and deployment and management on the cloud

Panelists include Dr. Bruce Archambeault, IBM, Dr. Dipanjan Gope, Physware, AJ Incorvaia, Cadence Design Systems, Dr. Souvik Mukherjee, Texas Instruments, Hasmkukh Ranjan, Synopsys, and Dr. Deepak Singh, Amazon Web Services. This promises to be an educational and entertaining panel, with panelists asked to comment on what they see as bottlenecks, how they perceive adoption over the next few years, and whether they view changes as disruptive or evolutionary.

When: Wednesday, February 2, 2011, 3.00pm – 3.50pm

Where: ChipHead Theater, Santa Clara Convention Center, Santa Clara, CA

About Physware

Physware provides high-speed and high-capacity 3D electromagnetic signal integrity, power integrity and EMI analysis field solutions for the microelectronics industry. Physware’s accelerated technology delivers unprecedented capacity handling, significantly faster speed than current methodologies, and the ability to span the entire design cycle while maintaining concurrent, uncompromising Maxwell accuracy. Physware technology leverages the ongoing trend towards pervasive parallel computing, in particular multi-core CPUs and Cloud Computing. The company’s patented, physics-aware technology enables efficient chip-package-system co-design and robustness and efficiency at every step of the design cycle while significantly reducing time to market.

Physware is a venture-backed, privately-held company led by an experienced management team. The technology is based on multiple patented methodologies. For additional information, please visit  www.physware.com or visit Physware at Booth #115 at DesignCon 2011.



Contact:

Physware
Bala Vishwanath, Chief Marketing Officer
800-686-5213
Email Contact




Review Article Be the first to review this article
CST: Webinar October 19, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise