Verific Joins Cadence Connections Program

Move Enables Access to Software, Support to Develop Validated Interfaces

ALAMEDA, CALIF. –– October 20, 2010 –– Verific Design Automation, supplier of de facto standard SystemVerilog and VHDL front-end software to the electronic design automation (EDA) and semiconductor community, announced today that it has become a member of the Cadence Design Systems Connections® program. 

Cadence® Connections is a program that enables interoperability between EDA software.  As a member of this program, Verific has access to Cadence software and support to ensure SystemVerilog and VHDL interoperability between Cadence products and the EDA tools that incorporate Verific’s front ends.

“Teaming with innovative technology companies such as Verific is a key to Cadence delivering on the promise of the EDA360 vision,” said Tom Anderson, product marketing group director at Cadence.  “We’re pleased to welcome Verific to Connections and look forward to working with them on common interpretation of standard languages.”

Verific will calibrate its software, the front end to a variety of Field Programmable Gate Array (FPGA) and EDA tools for synthesis, simulation, debug, test and verification applications, to the Cadence tool flow.  Verific’s software is distributed as C++ source code and compiles on all 32- and 64-bit Unix, Linux, and Windows operating systems.  Licenses come with support and maintenance.

“Joining the Connections Program is a strategic move for us,” added Michiel Ligthart, Verific’s chief operating officer.  “Interoperability between our SystemVerilog and VHDL front ends and Cadence’s tool flow will offer design teams an unobstructed path to implementation and, most important, more accurate designs.”

About Verific Design Automation

Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides de facto standard SystemVerilog, Verilog and VHDL front-end software.  Verific’s software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies.  Corporate headquarters is located at:  1516 Oak Street, Suite 115, Alameda, Calif.  94501.  Telephone:  (510) 522-1555.  Facsimile number:  (510) 522-1553.  Email:  Email Contact.  Website:  www.verific.com.

###

 

For more information, contact:

Nanette Collins                                    

Public Relations for Verific                   

(617) 437-1822

Email Contact

 

Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services. 




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Editorial
More Editorial  
Upcoming Events
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
SEMICON West 2017 at Moscone Center San Francisco CA - Jul 11 - 13, 2017
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
S2C: FPGA Base prototyping- Download white paper
DownStream: Solutions for Post Processing PCB Designs



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy