Verific, Oasys Design Systems Extend Tool Partnership


Oasys Selects Verific SystemVerilog Front-End Software for RealTime Designer

ALAMEDA, CALIF. — September 20, 2010 — Verific Design Automation, supplier of de facto standard front-end software to the EDA and semiconductor community, announced today that Oasys Design Systems has expanded its relationship by licensing Verific's SystemVerilog front-end software for RealTime Designer(tm).

Previously, Verific licensed its VHDL analyzer to Oasys. As a result, design teams using RealTime Designer, Chip Synthesis(tm) software capable of synthesizing register transfer level (RTL) code for 100-million gate designs, have a common, proven and reliable SystemVerilog and VHDL front end.

Verific's software serves as the front end to numerous Field Programmable Gate Array (FPGA) and Electronic Design Automation (EDA) tools for synthesis, simulation, debug, test and verification applications. It is distributed as C++ source code and compiles on all 32- and 64-bit Unix, Linux, and Windows operating systems. Licenses come with support and maintenance.

"Verific continually proves to us why its software is considered the industry's de facto standard front end," says Paul van Besouw, president and chief executive officer of Oasys. "It's a company devoted to building outstanding products, supported with exceptional customer service, which makes it a pleasure to work with."

Michiel Ligthart, Verific's chief operating officer, adds: "Oasys is an impressive company already amassing enthusiasts who are using RealTime Designer on large, complex designs. We're delighted to be a part of its success."

About Verific Design Automation
Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides de facto standard SystemVerilog, Verilog and VHDL front-end software. Verific's software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522- 1555. Facsimile number: (510) 522-1553. Email: Email Contact Website: www.verific.com.

###

Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.




Review Article Be the first to review this article
 True Circuits: Ultra PLL

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Diversity: Really, who cares
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy