Modeling and Optimization of Electronic PCB/Packaging for Signal and Power Integrity, Oct. 14

Using advanced layout import and complete solver technology to characterize the signal throughput and power distribution on PCBs and packages.

  • Location: Worldwide
  • Date: 14 Oct 2010
  • Time: 2PM Eastern, 11 AM Pacific
  • Duration: 45 Minutes
  • Register here

CST Microwave Studio makes working with complex PCBs and packages easy. It has powerful import filters for proprietary layout formats such as Cadence Allegro and Sip SI, as well as interchange formats such as ODB++, Gerber and DXF. The filters allow an engineer to directly import a full package or PCB, verify the stack up, materials and components and then extract the nets or areas of interest into the 3D environment This presentation will show how 3D simulation is becoming an essential part of the signal and power integrity workflow. Various PCB and package examples will be shown and a new backend simulation feature of Cadence tools will be described where the layout engineer stays in his familiar environment and the software runs 3D simulation in the background.




Review Article Be the first to review this article
CST: Webinar Feb 16, 2017

True Circuits:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Synopsys: Is 40 the new 20?
More Editorial  
Jobs
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
SoC Design Engineer for Intel at Santa Clara, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Technical Support Engineer for EDA Careers at Freemont, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Upcoming Events
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
International Solid-State Circuits Conference (ISSCC) at San Francisco CA - Feb 5 - 9, 2017
CST: Webinars Begin on February 9
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy