Modeling and Optimization of Electronic PCB/Packaging for Signal and Power Integrity, Oct. 14

Using advanced layout import and complete solver technology to characterize the signal throughput and power distribution on PCBs and packages.

  • Location: Worldwide
  • Date: 14 Oct 2010
  • Time: 2PM Eastern, 11 AM Pacific
  • Duration: 45 Minutes
  • Register here

CST Microwave Studio makes working with complex PCBs and packages easy. It has powerful import filters for proprietary layout formats such as Cadence Allegro and Sip SI, as well as interchange formats such as ODB++, Gerber and DXF. The filters allow an engineer to directly import a full package or PCB, verify the stack up, materials and components and then extract the nets or areas of interest into the 3D environment This presentation will show how 3D simulation is becoming an essential part of the signal and power integrity workflow. Various PCB and package examples will be shown and a new backend simulation feature of Cadence tools will be described where the layout engineer stays in his familiar environment and the software runs 3D simulation in the background.




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs


Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Staff Software Engineer - (170059) for brocade at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
2017 IoT Developers Conference at Santa Clara Convention Center California - Apr 26 - 27, 2017
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Verific: SystemVerilog & VHDL Parsers
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy