Jasper Presenting "Formal Methods for Post-Silicon Debug" at S4D 2010 Conference September 15
MOUNTAIN VIEW, CA -- (MARKET WIRE) -- Aug 19, 2010 --
WHAT: Jasper Design Automation will present a paper "Formal Methods and Jasper Tools in Post-Silicon Debug" at next month's S4D 2010 Conference --
http://bit.ly/aMwIXb. The S4D 2010 Conference, Sept. 15-16 (co-located with the FDL 2010 Conference in Southampton, UK) is an annual forum for discussing research, and scientific and commercial development in the areas of system, software, SoC and silicon debug.
WHEN: Wednesday, Sept 15, 1:30pm-3:00pm
WHERE: Southampton University, School of Electronics, Highfield Campus,
Southampton, UK
WHO: Ziyad Hanna, Chief Architect and Vice President of Research, Jasper Design Automation, Mountain View, Calif.; and Adam Morawiec, ESCI and Jasper Design Automation, Grenoble, France
About Jasper Design Automation
Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on the state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 150 successful chip deployments. Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia. Visit
www.jasper-da.com to reduce risks; increase design, verification and reuse productivity; and accelerate time to market.
Jasper Design Automation and the Jasper Design Automation logo are trademarks or registered trademarks of Jasper Design Automation, Inc. All other trademarks mentioned are the property of their respective companies.
Contact:
Jim Lochmiller, lochpr
For Jasper Design Automation
(541) 292-0959
Email Contact
Be the first to review this article
