Micrologic nanoRV™ Accelerates Signoff Reliability Verification

with Accurate and Precise Interactive Error Detection and Correction nanoRV Reduces Cost, Speeds Time to Market, Improves Performance and Reliability

SAN JOSE, California, 11 August 2010 -- Micrologic Design Automation, Inc., the leader in interactive signoff verification, today announced the new nanoRV tool for enhanced reliability and performance of custom and semi-custom integrated circuit (IC) layouts. With this new release, nanoRV rivals the accuracy and significantly exceeds the precision of other industry standard signoff reliability verification tools.

nanoRV is one of three tools in the Micrologic NanoToolBox™ platform for accelerating signoff verification of deep nanometer designs within the Cadence® Virtuoso® layout editor environment. nanoLVS™ interactively performs LVS checks and automatic correction. nanoDRC™ interactively performs DRC checks and automatic correction. nanoRV interactively performs reliability and performance enhancement analysis of selected nets, including:

  • Electromigration that may cause open or short circuit conditions leading to failure.
  • Fuse effects that may lead to melting wire and failure.
  • Thermal wave analysis, where nanoRV will reduce design time by waiving potential violations that do not need to be fixed in low temperature blocks; and tighten reliability conditions in high temperature blocks to ensure performance and prevent failure.

nanoRV enables IC designers to enhance performance and to detect and correct reliability layout errors quickly in the design cycle for any fabrication process size. Performance enhancement and reliability error correction are vitally necessary in designing new generation of small geometry ICs. Designers select from automatic and manual interactive options to meet their own needs and preferences. nanoRV precisely traces every critical net, in error or at high reliability risk, all the way down to the smallest possible segment. This interactive pinpoint precision tracing capability is unique to nanoRV. It significantly cuts engineering design time – reducing costs and speeding time to market.

According to Danny Rittman, CTO Micrologic, “IC designers are under tremendous pressure to accelerate the signoff of extremely complex designs. The desire to reduce cost and speed time to market is only matched by IC designers’ demand for the highest level of confidence in the performance and reliability of the design and the design signoff verification tools. Accelerating signoff verification is mission critical for us and for our collaborating IC design customers who demanded features and tested nanoRV interactive signoff validation with real customer designs.”

About Micrologic

Micrologic Design Automation, Inc. accelerates signoff of integrated circuit designs with NanoToolBox, an interactive electronic design automation tool suite. Micrologic solutions reduce cost; speed time to market; and improve the performance and reliability of complex small nanometer designs. Micrologic is headquartered in San Jose California and operates its R&D Center in Haifa Israel. For more information please visit www.micrologic-da.com or contact Dr. Danny Rittman, CTO, +1-408-573-6234.

nanoRV, NanoToolBox, nanoLVS and nanoDRC are trademarks of Micrologic Design Automation, Inc. All other trademarks are of their respective owners.

Read the complete story ...

Review Article Be the first to review this article

Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Design Verification Engineer for intersil at Morrisville, North Carolina
Applications Engineer for intersil at Palm Bay, Florida
Upcoming Events
DATE '18: Design, Automation and Test in Europe at International Congress Center Dresden Ostra-Ufer 2 Dresden Germany - Mar 19 - 23, 2018
SemIsrael Technology Week 2018 at Camilo (Green House) Tel Aviv Israel - Mar 19 - 22, 2018
Decoding Formal Club Meeting Featuring Formal Talks by ArterisIP and Cisco at 2099 Gateway Place, Suite 560 San Jose CA - Mar 20, 2018
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
DownStream: Solutions for Post Processing PCB Designs

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise