Silvaco Announces UMC-Qualified Process Design Kit for 0.35um CDMOS High-Voltage Process

SANTA CLARA, CA -- (MARKET WIRE) -- Aug 04, 2010 -- Silvaco, Inc., a leading provider of TCAD and EDA software, today announced that United Microelectronics Corporation (UMC), a leading global semiconductor foundry, has completed qualifying Silvaco's Process Design Kit (PDK) for UMC's 0.35um CDMOS 3.3V 5V 12V 18V 30V 40V multi-operation voltage process. UMC now officially supports Silvaco's Analog / Mixed-Signal and Radio-Frequency IC design flow. This design kit includes a symbol library for the Gateway schematic capture software and parameterized layout generators for the Expert layout editor.

"This high voltage process design kit enables customers to achieve first-time silicon success," said Dr. Ivan Pesic, President and CEO of Silvaco. "For the development of this multi-operation voltage PDK, it was extremely important for us to support and improve the productivity of our mutual customers."

"Silvaco's PDK development teams in California, Texas and Taiwan are growing to better support foundries and IC design houses in their requirements to complete designs efficiently," said Daniel Chang, director of applications engineering and foundry support at Silvaco Taiwan. "We will continue to support our existing UMC-Qualified PDKs and add additional UMC PDKs in the coming months."

About Silvaco, Inc.
Silvaco, Inc. is a leading provider of TCAD, circuit simulation, and IC CAD software tools. Silvaco's tools are used by fabs for developing semiconductor processes, and design houses for developing analog, mixed-signal, and RF integrated circuits. The company provides a complete PDK-based design flow with interfaces to third-party design platforms. Silvaco has a worldwide presence with local offices in all key industrial regions in the world.

Contact:
Dr. Ivan Pesic
(408) 567-1000

www.silvaco.com 





Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise