Designing Synthesizable Transactors and BFMs, July 27

 
Can you build a complete synthesizable PCIe BFM in only 7 calendar weeks with just 2 engineers?

We can... join us for this technical webinar, Designing Synthesizable Transactors and BFMs, and see how it’s done!

Date: Tuesday, July 27, 2010
Time: 10:00 am Pacific | 1:00 pm Eastern
REGISTER NOW

Learn about architecture and design considerations in building synthesizable transactors and bus functional models (BFMs) for connecting from transaction-level software to signal-level hardware interfaces such as buses or communication I/Os. See how cutting edge technology can help you connect software models and simulators with hardware in emulation. Then, explore architectural considerations for designing maintainable, correct, portable and re-usable transactors and BFMs.

Following the technical overview, sit back and watch a case study involving a synthesizable PCIe BFM that was designed in only 7 calendar weeks by two engineers. Focus will be given to addressing visibility and ensuring ease of debug, particularly when running transactors/BFMs in emulation.

What you will learn:

  • Industry standard technology for connecting software to emulation
  • Architectural considerations in designing transactors and BFMs
  • The details of a case study about building a synthesizable PCIe BFM in only 7 calendar weeks
Who should attend:

If you are involved in building synthesizable verification IP, especially transactors and BFMs, or you are involved in emulation or rapid prototyping, you should plan on attending this FREE webinar.

Date: Tuesday, July 27, 2010
Time: 10:00 am Pacific | 1:00 pm Eastern
REGISTER NOW

Bluespec Webinar Footer




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy