Designing Synthesizable Transactors and BFMs, July 27

 
Can you build a complete synthesizable PCIe BFM in only 7 calendar weeks with just 2 engineers?

We can... join us for this technical webinar, Designing Synthesizable Transactors and BFMs, and see how it’s done!

Date: Tuesday, July 27, 2010
Time: 10:00 am Pacific | 1:00 pm Eastern
REGISTER NOW

Learn about architecture and design considerations in building synthesizable transactors and bus functional models (BFMs) for connecting from transaction-level software to signal-level hardware interfaces such as buses or communication I/Os. See how cutting edge technology can help you connect software models and simulators with hardware in emulation. Then, explore architectural considerations for designing maintainable, correct, portable and re-usable transactors and BFMs.

Following the technical overview, sit back and watch a case study involving a synthesizable PCIe BFM that was designed in only 7 calendar weeks by two engineers. Focus will be given to addressing visibility and ensuring ease of debug, particularly when running transactors/BFMs in emulation.

What you will learn:

  • Industry standard technology for connecting software to emulation
  • Architectural considerations in designing transactors and BFMs
  • The details of a case study about building a synthesizable PCIe BFM in only 7 calendar weeks
Who should attend:

If you are involved in building synthesizable verification IP, especially transactors and BFMs, or you are involved in emulation or rapid prototyping, you should plan on attending this FREE webinar.

Date: Tuesday, July 27, 2010
Time: 10:00 am Pacific | 1:00 pm Eastern
REGISTER NOW

Bluespec Webinar Footer




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise