Designing Synthesizable Transactors and BFMs, July 27

 
Can you build a complete synthesizable PCIe BFM in only 7 calendar weeks with just 2 engineers?

We can... join us for this technical webinar, Designing Synthesizable Transactors and BFMs, and see how it’s done!

Date: Tuesday, July 27, 2010
Time: 10:00 am Pacific | 1:00 pm Eastern
REGISTER NOW

Learn about architecture and design considerations in building synthesizable transactors and bus functional models (BFMs) for connecting from transaction-level software to signal-level hardware interfaces such as buses or communication I/Os. See how cutting edge technology can help you connect software models and simulators with hardware in emulation. Then, explore architectural considerations for designing maintainable, correct, portable and re-usable transactors and BFMs.

Following the technical overview, sit back and watch a case study involving a synthesizable PCIe BFM that was designed in only 7 calendar weeks by two engineers. Focus will be given to addressing visibility and ensuring ease of debug, particularly when running transactors/BFMs in emulation.

What you will learn:

  • Industry standard technology for connecting software to emulation
  • Architectural considerations in designing transactors and BFMs
  • The details of a case study about building a synthesizable PCIe BFM in only 7 calendar weeks
Who should attend:

If you are involved in building synthesizable verification IP, especially transactors and BFMs, or you are involved in emulation or rapid prototyping, you should plan on attending this FREE webinar.

Date: Tuesday, July 27, 2010
Time: 10:00 am Pacific | 1:00 pm Eastern
REGISTER NOW

Bluespec Webinar Footer




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Qualcomm’s Lu Dai: Energetic leadership for Accellera
More Editorial  
Jobs
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Upcoming Events
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy