Optimizing DDR2/DDR3 Board Designs using HyperLynx

 July 9, 2010
10:00 am - 11:30 am US/Pacific
View Details

Join EDA Direct and Mentor Graphics for this complimentary web seminar where we will discuss how HyperLynx 8.1 can be used to address board Signal Integrity issues to optimize your DDR2/DDR3 designs. Learn how advanced simulation technology, packaged within an easy-to-use environment, can dramatically improve your time-to-results, giving you more opportunity to innovate while meeting deadlines and cost goals.

You Will Learn

  • Powerful new features added to your toolbox for both Signal Integrity, EMI analysis and Power Integrity
  • Advanced techniques for solving signal integrity problems, including advanced DDR2/DDR3 architectures commonly implemented in FPGAs
  • Solutions to optimize your Power Distribution Network, including IR drop and decoupling strategies
  • Hyperlynx can be deployed in any PCB Design flow, including Cadence Allegro, Mentor PADS, Expedition or Altium

See first hand how the HyperLynx DDRx wizard can simplify your task of analyzing the complete DDRx IF to allow for the fastest possible signalings.

You really can solve very complex design problems in easy-to-use tools with powerful engines beneath the hood.

REGISTER NOW

Kind regards,

Cuong Nguyen
EDA Direct


Also of Interest

  • Meeting the Challenges of DDRx Design On-Demand Web Seminar View Now
  • HyperLynx - Signal Integrity Analysis, Design & Simulation Web Seminar View Now
  • HyperLynx PI - Decoupling Analysis Demo View Now

 

 




Review Article Be the first to review this article
Aldec

Featured Video
Jobs
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, PA
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Design Verification Engineer for intersil at Morrisville, NC
Upcoming Events
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
DATE '18: Design, Automation and Test in Europe at International Congress Center Dresden Ostra-Ufer 2 Dresden Germany - Mar 19 - 23, 2018



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise