Optimizing DDR2/DDR3 Board Designs using HyperLynx

 July 9, 2010
10:00 am - 11:30 am US/Pacific
View Details

Join EDA Direct and Mentor Graphics for this complimentary web seminar where we will discuss how HyperLynx 8.1 can be used to address board Signal Integrity issues to optimize your DDR2/DDR3 designs. Learn how advanced simulation technology, packaged within an easy-to-use environment, can dramatically improve your time-to-results, giving you more opportunity to innovate while meeting deadlines and cost goals.

You Will Learn

  • Powerful new features added to your toolbox for both Signal Integrity, EMI analysis and Power Integrity
  • Advanced techniques for solving signal integrity problems, including advanced DDR2/DDR3 architectures commonly implemented in FPGAs
  • Solutions to optimize your Power Distribution Network, including IR drop and decoupling strategies
  • Hyperlynx can be deployed in any PCB Design flow, including Cadence Allegro, Mentor PADS, Expedition or Altium

See first hand how the HyperLynx DDRx wizard can simplify your task of analyzing the complete DDRx IF to allow for the fastest possible signalings.

You really can solve very complex design problems in easy-to-use tools with powerful engines beneath the hood.

REGISTER NOW

Kind regards,

Cuong Nguyen
EDA Direct


Also of Interest

  • Meeting the Challenges of DDRx Design On-Demand Web Seminar View Now
  • HyperLynx - Signal Integrity Analysis, Design & Simulation Web Seminar View Now
  • HyperLynx PI - Decoupling Analysis Demo View Now

 

 




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

True Circuits:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Synopsys: Is 40 the new 20?
More Editorial  
Jobs
SoC Design Engineer for Intel at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Upcoming Events
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
International Solid-State Circuits Conference (ISSCC) at San Francisco CA - Feb 5 - 9, 2017
CST: Webinars Begin on February 9
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy