Micrologic Announces The Release Of It’s Newest nanoToolBox™ To Accelerate IC Physical Design Signoff

Reduces Cost, Speeds Time to Market, Improves Performance and Reliability

SAN JOSE, California, 07 June 2010, Micrologic Design Automation, Inc., today announced its new interactive NanoToolBox™ platform, enabling designers to perform DRC, reliability and LVS checks interactively within Cadence’s Virtuoso® and Springsoft’s Laker® layout editor environments.
“Designers struggle to correct physical violations through repeated cycles with signoff tools, wasting a lot of time switching between the products. nanoToolBox provides IC designers the advice they need to avoid signoff errors as they build the design. nanoToolBox uses revolutionary technology tailored to small nanometer IC designs with automatic or real-time interactive correction inside the layout editor,” said Danny Rittman, co-founder and CTO at Micrologic.
“Our customers use nanoToolBox with technologies as small as 22nm and they report layout schedules by up to 50% shorter,” said Coby Hanoch, VP Sales at Micrologic. “Customer feedback was a major factor in this new version of nanoToolBox.
nanoToolBox integrates three tools into Cadence’s Virtuoso® and Springsoft’s Laker® layout editor environments:

·         nanoDRC™is a new interactive DRC checking system and the successor of VisualDRC. It significantly accelerates signoff time by providing support for the most up-to-date conditional and connectivity rules in addition to complex geometrical rules. nanoDRC enables layout designers to continuously check adherence to their signoff  DRC rules within the layout editor environment,  thereby reducing the number of design cycles and speeding time to tapeout.

·         nanoRV™ provides a real time reliability analysis of selected nets including current distribution and branching, electromigration, antenna and fuse effects before and after simulation. nanoRV enables early correction that dramatically reduces the number of violation waivers at tapeout.

·         nanoLVS™provides interactive LVS checks and an automatic correction environment enabling IC layout quality improvement and significantly shortening the entire design cycle. The tool includes robust extraction and routing systems providing LVS problems detection and solution proposals in order to create a hassle-free LVS debugging environment.
 
Micrologic will be presenting nanoToolBox in booth #910 at the Design Automation Conference, Anaheim, CA, June 14-17.

About Micrologic
Micrologic accelerates signoff of complex deep nanometer designs by providing nanoToolBox, an interactive EDA tool suite. Micrologic solutions reduce cost; speed time to market; and improve the performance and reliability of complex small nanometer designs. Micrologic is headquartered in San Jose California and operates an R&D Center in Haifa Israel. For more information please visit the Micrologic website www.micrologic-da.com.
 
Press contact:
Coby Hanoch, VP Sales
+972-545-421-321
coby.hanoch@micrologic-da.com
nanoToolBox is a trademark of Micrologic Design Automation, Inc. All other trademarks are of their respective owners.



Review Article Be the first to review this article
True Circuits:

Featured Video
Jobs
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Upcoming Events
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy