Azuro Joins Cadence Connections Program

Companies Agree to Collaborate for Azuro to Deliver Integrated CPF-Based Design Flow

SANTA CLARA, Calif. — (BUSINESS WIRE) — March 3, 2010 — Azuro, Inc., a leading provider of advanced clock tree synthesis and timing optimization tools for digital chip design, today announced that Azuro has become a member of the Cadence Design Systems Connections® program. Azuro has also been a long standing member of the Power Forward Initiative and is developing interoperability software that takes advantage of the Common Power Format (CPF) to link Azuro’s PowerCentric™ clock tree synthesis to CPF-enabled low power design flows.

“PowerCentric is used within Cadence-based design flows at some of the world’s biggest chip companies,” said Paul Cunningham, CEO and co-founder of Azuro. “CPF is gaining significant traction within our user base and we applaud Cadence’s leading role in making CPF such a practical success.”

Azuro plans to ship support for CPF in PowerCentric in Q2 this year.

“We are committed to collaborating with the ecosystem in support of our customers,” said Pankaj Mayor, group director of business development at Cadence. “We’re pleased to see Azuro actively participating in both the Cadence Connections program and the Power Forward Initiative.”

About PowerCentric

PowerCentric is a clock tree synthesis tool for digital standard cell based chip designs. It reduces chip power by up to 20% and dramatically increases designer productivity on designs with complex clock networks.

About Azuro

Azuro is an electronic design automation company supplying software tools for use in designing digital semiconductor chips. The company's unique clock tree synthesis and timing optimization technologies make chips faster, reduce chip power and dramatically accelerate chip time to market. Founded in 2002, the company is headquartered in Santa Clara, CA with R&D in Cambridge, UK, and is privately held. For additional information, visit http://www.azuro.com/



Contact:

Cayenne Communication LLC
Linda Marchant, 919-451-0776
Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec Simulator Evaluate Now

Featured Video
Jobs
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise