Real Intent Focuses on Proven, Cost-Effective Electronic Design Verification at 2010 EDSFair, Yokohama, Japan

SUNNYVALE, CA and YOKOHAMA, JAPAN -- (MARKET WIRE) -- Jan 06, 2010 --


Who/What:

Real Intent, Inc., the innovator in automating the intelligence of formal technologies for electronic design verification, is exhibiting at the Electronic Design and Solution Fair ( EDSFair 2010) in Yokohama, Japan.

Real Intent will feature demonstrations of its proven, cost-effective automatic verification solutions at EDSFair 2010, including:

-- Ascent™, for automatic, early functional verification;

-- Meridian™, for comprehensive and precise Clock Domain Crossing (CDC) verification;

-- PureTime™, for comprehensive design constraint validation, including glitch-aware timing exceptions verification.

When/Where:
Thursday and Friday, January 28-29, 2010
Booth 128
Pacifico, Yokohama, Japan

Information and Registration

For more information and to register for EDSFair, please visit http://www.edsfair.com or http://www.edsfair.com/e/.

To schedule a meeting or demonstration, please email Email Contact or Email Contact. For more information about Real Intent and its verification product families, please visit www.realintent.com.

About Real Intent

Real Intent is the innovator in automating the intelligence of formal techniques for design verification. This technology is being used to solve critical problems encountered by electronic design and verification teams worldwide. Real Intent's family of products dramatically improves the functional verification efficiency of leading edge ASIC and FPGA devices.

Real Intent is headquartered at 505 North Mathilda Avenue, Suite 210, Sunnyvale, CA 94085, phone: +1 (408) 830-0700 fax: +1 (408) 737-1962, Web: www.realintent.com, e-mail: Email Contact, Twitter: www.twitter.com/RealIntent.

Ascent, Meridian, and PureTime are trademarks of Real Intent, Inc.

All other trademarks and trade names are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Press Contacts
Carol Hallett
VP of Worldwide Sales and Marketing
+1-408-830-9303

Email Contact

Georgia Marszalek
Valley PR LLC for Real Intent
+1-650-345-7477

Email Contact





Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec Simulator Evaluate Now

Featured Video
Jobs
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise