Dennis Brophy, Accellera's Vice Chair, Presents on Accellera's Verification Intellectual Property (VIP) Interoperability at SystemVerilog Users Group in India



Accellera's vice chair, Dennis Brophy will present at two SystemVerilog Users Group (SVUG) meetings in Noida and Bangalore, India. Mr. Brophy will speak about Accellera's Verification Intellectual Property (VIP) interoperability recommended practices and give an update about the Technical Subcommittee (TSC) plans and progress to date.


In September, Accellera's Board members approved the " VIP Recommended Practices" guide, a document resulting from the work of its VIP Technical Subcommittee (TSC), which was formed in May 2008.

The Guide details how to use VIP components developed using SystemVerilog testbench environments based on either the Open Verification Methodology (OVM) or Verification Methodology Manual (VMM) interchangeably to lower verification costs and improve design quality.

Monday, November 9, 2009 9:00 AM - 6:30 PM, India Standard Time
Noida, Gautam Buddha Nagar, Delhi, India
Radisson Hotel Noida
L-2, Sector 18
Hall: Concord 1&2
Noida 201 301
+91 12 0430 0000

Wednesday, November 11, 2009 9:00 AM - 5:30 PM, India Standard Time
Hotel Taj Residency
41/3, Mahatma Gandhi Road
Hall: Trinity 1
Bangalore 560 001
+91 80 6660 4444


For information about Accellera, please visit,

For more details about the SystemVerilog Users Group event in Noida, please visit

For information on the event in Bangalore, please visit

About Accellera

Accellera provides design and verification standards for quick availability and use in the electronics industry. The organization and its members cooperatively deliver much-needed EDA standards that lower the cost of designing commercial IC and EDA products. As a result of Accellera's partnership with the IEEE, Accellera standards are transferred to the IEEE standards body for formalization and ongoing change control.

On June 11, 2009, EDA industry organizations, Accellera and The SPIRIT Consortium, announced that the organizations' Boards agreed to a merger of the two entities. The union improves the development of language-based and IP standards. Both organizations are aligned on the path to formalize standards through the IEEE. For more information about Accellera, please visit

All trademarks and tradenames are the property of their respective owners.

Add to Digg Bookmark with Add to Newsvine

Press Contact:
Georgia Marszalek
ValleyPR LLC

Email Contact

Review Article Be the first to review this article

Featured Video
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Applications Engineer for intersil at Palm Bay, Florida
Design Verification Engineer for intersil at Morrisville, North Carolina
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
DATE '18: Design, Automation and Test in Europe at International Congress Center Dresden Ostra-Ufer 2 Dresden Germany - Mar 19 - 23, 2018
SemIsrael Technology Week 2018 at Camilo (Green House) Tel Aviv Israel - Mar 19 - 22, 2018
Decoding Formal Club Meeting Featuring Formal Talks by ArterisIP and Cisco at 2099 Gateway Place, Suite 560 San Jose CA - Mar 20, 2018
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise