Rambus to Address Memory Challenges for Multi-Core Computing at Intel Developer Forum 2009
|
  • | Rate | Review | More IC News

  • Company to Feature Sony PlayStation®3 Slim in XDR™ Memory Product Showcase

    SAN FRANCISCO — (BUSINESS WIRE) — September 21, 2009 — Rambus Inc. (NASDAQ: RMBS):

    Who:

          Rambus Inc. (NASDAQ: RMBS)
     

    Where:

    Intel Developer Forum
    Booth #101
    Moscone Center West
    San Francisco, California
     

    When:

    September 22-24, 2009

    Join Rambus Inc., one of the world’s premier technology licensing companies specializing in high-speed memory architectures, at the Intel Developer Forum 2009 for a presentation on memory architectures for multi-core computing. In addition, Rambus will exhibit end-user products utilizing its award-winning XDR™ memory architecture.

    Rambus Presentation

    Tuesday, September 22, 11:15 a.m. PDT
    “Memory Architectures for Multi-core Computing in Next-generation PCs and Smartphones”
    Presented by Craig Hampel, Rambus Fellow
    Moscone Center West, Room 2005

    Mr. Hampel will address memory architecture optimizations that can support the many threads and workloads handled by multi-core processors in next-generation PCs and Smartphones. As part of his talk, Mr. Hampel will discuss innovations that can significantly improve memory throughput and reduce power consumption.

    Rambus Demos and Displays

    The XDR Product Showcase will exhibit low-power, power-efficient, and multi-core designs in some of today’s most compelling electronics products including:

    • PlayStation®3 (PS3™) Slim live demo and open demo board, featuring the XDR memory architecture. The Rambus XDR memory interface and FlexIO™ processor bus on the Cell Broadband Engine™ enable an unprecedented aggregate bandwidth of over 65GB/s in the PS3.
    • TI DLP® projector open demo board, featuring the XDR memory architecture. This architecture, including XDR DRAM, XDR memory controller (XMC), XDR IO cell (XIO), and XDR clock generator (XCG), delivers memory bandwidth up to 8.0GB/s in the latest generation of HD front projectors.
    • PC-over-IP® (PCoIP) open demo boards of both Host and Portal products powered by Teradici’s TERA processors and the XDR memory architecture.
    • Toshiba Qosmio® laptop PC featuring the SpursEngine video processor and XDR DRAM.

    1 | 2  Next Page »



    Review Article Be the first to review this article



     Jobs
    Sr International Sales Manager for Blue Pearl Software at Santa Clara, CA
    CORE FRONT-END DEVELOPER...East Coast for EDA Careers at San Jose, CA
    Field Application Engineer for MunEDA at Sunnyvale, CA
    ARCHITECT - TECHNOLOGY DIRECTOR for Atrenta at San Jose, CA
     Upcoming Events
    Tin Whiskers - A 2011 State of the Industry Assessment at United States - Feb 14 - 21, 2012
    Pan Pacific Microelectronics Symposium at Sheraton Poipu Resort Kauai HI - Feb 14 - 16, 2012



    Click here for Internet Business Systems © 2012 Internet Business Systems, Inc.
    +1 (408) 850-9246 — Contact Us, or visit our other sites:
    AECCafe - Architectural Design and EngineeringTechJobsCafe - Technical Jobs and ResumesGISCafe - Geographical Information Services	MCADCafe - Mechanical Design and EngineeringNanotechCafe - Nanotechnology ResourcesPrinted Circuit Board Engineering and ManufacturingShareCG  - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
      Privacy Policy