Atmel Announces SiliconCity™ Flexible Architecture for Low-Cost Custom Defined SoC Development

SiliconCity Flexible Architecture offers the density of cell-based ASICs, with fast and flexible derivative design flow

San Jose, CA,—August 18, 2009 —  Atmel® Corporation ( Nasdaq: ATML), announced today a new custom architecture for 90nm SiliconCity ASIC development, providing up to 350K gates/mm2, offering customers gate densities in the range of a standard cell ASIC. SiliconCity Flexible Architecture allows designers to create their own unique base wafer architecture for multiple product variations while generously reducing customer design time, lowering the NRE and reducing risk through design reuse.

ASIC development based on the architecture allows for lower mask fees and faster time to market. "Consider the fabless semiconductor company that has multiple products defined, all with slightly different features," said Jay Johnson, Marketing Director for Atmel's NA ASIC Business. "Creating a new ASIC for each one is too costly and time consuming. The old trick of multiple products on the same die with different bond options has run out of gas. That's the real value of SiliconCity Flexible Architecture." The architecture relies on the breadth of Atmel's standard microcontroller solutions, to create SoCs including the reusability and proven IP that Atmel offers through its AVR® and AT91SAM standard products.

Metal Programmable Cell Fabric (MPCF) at the heart of the technology

MPCF is Atmel's patented ASIC technology that makes the CAP™ (customizable microcontroller) family of products, and SiliconCity Flexible Architecture, possible. In the case of CAP, Atmel defines the platform with ARM cores and bus subsystems, peripherals and memories. SiliconCity Flexible Architecture leaves the definition of the platform up to the user. By predefining the common embedded core and bus, memory and peripheral mix, the customer has the ability to implement unique IP for multiple products. The architecture gives the customer complete control, while MPCF gives it the flexibility.

MPCF offers a smaller core cell with better routing
The key to the MPCF technology is a 6 transistor core cell that is less than 3.2 square microns. In the 90 nm process, a SiliconCity Flexible Architecture ASIC yields between 300,000 and 350,000 gates per square millimeter. A novel routing scheme provides two layers of metal for interconnect, increasing gate utilization up to 90%. The combination of the higher gate density and better routability of MPCF-based SoC results in die sizes that are about half those of previous 130 nm generations.

Routing & Transistor Geometry Alignment

With MPCF, the cell size is matched perfectly to the integer multiple of the routing grid and transistor pitch, which results in no wasted silicon. In addition, contacts and vias are also the same size as metal trace, which eliminates any potential overlap and provides the most effective vertical use of silicon in the design. These aspects of MPCF make targeting the exact gate size required for the design much easier and more cost effective than the typical sea-of-gates architecture common with gate arrays and some early structured ASIC products.

In addition, MPCF metal-programmable cells and standard cells can be placed in separate regions on the die or freely mixed without any die size penalty. Therefore the fixed platform part of the design can be implemented in standard cell technology, while the flexible portion of the die with MPCF for quick derivative spins.

Easy Migration from Existing Processor-plus-FPGA Designs
Many existing designs based on an industry standard microcontroller and an FPGA may be directly migrated to a SiliconCity Flexible ASIC in as little as 20 weeks from final gate-level netlist with minimal re-engineering and low initial NRE mask charges. Future iterations of designs can be implemented in just 8-12 weeks with even lower single metal mask NRE charges.

Availability and Pricing
Products based on the 90nm SiliconCity Flexible Architecture are available now. It is also available in 130nm.

About Atmel

Atmel is a worldwide leader in the design and manufacture of microcontrollers, advanced logic, mixed-signal, nonvolatile memory and radio frequency (RF) components. Leveraging one of the industry's broadest intellectual property (IP) technology portfolios, Atmel is able to provide the electronics industry with complete system solutions focused on consumer, industrial, security, communications, computing and automotive markets.

Atmel's SiliconCity Flexible Architecture information may be retrieved at:


Barbara Bailey
Marketing Communications Manager
Email: Email Contact

Clive Over
Director Public Relations
Email: Email Contact

Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Sr. staff ASIC Design Engineer -2433 for Microchip at San Jose, CA
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy