TSMC and Global Unichip Collaborate On Silicon Proven SiP Solution in TSMC Reference Flow 10.0

The SiP Flow help designers ensure component design success with accurate and systematic analysis of inter-die and package effects

Hsinchu, Taiwan — July 28, 2009 —
Global Unichip Corp. (GUC; TW: 3443), the world's leading Design Foundry service provider, announced today the application and validation of System-in-Package (SiP) design solution in TSMC Reference Flow 10.0 as the fruit of collaboration with TSMC. The SiP methodology has been fully qualified with GUC production case and achieved good silicon correlation.

The SiP Flow provides die-to-package co-design with comprehensive SiP design analysis such as component timing, IR drop, signal-integrity/simultaneous switching noise, and thermal analysis. The SiP flow also offers die-to-package DRC/LVS verification solutions and electrical, physical design guideline. The SiP timing has been correlated to silicon data with high accuracy.

"TSMC Reference Flow 10.0 enables designers to effectively use package design capability to deliver a more competitive component." said ST Juang, Senior Director of Design Infrastructure Marketing at TSMC. "The integrated design approach reduces extra design margins used in modeling package effects, so customers can design their SiPs more systematically and ensure first time success for their product."

Jim Lai, president and COO of GUC also said, "We offer customers more design analysis and capability that include multiple die and package effects. This joint effort between TSMC and GUC also demonstrates our design leadership and differentiation from competitor's solution by showing robust SiP design capability, ensuring component success, not just die success."

TSMC and GUC have been collaborating to provide the best and most advanced design solution to our end customers, in both SoC and SiP. This TSMC Reference Flow 10.0 SiP flow offers a complete end-to-end solution to extend the service from SoC to SiP. It not only creates customer value but also provides a lowest risk path for customer's next project.




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Acoustic Systems Test Engineer for Cirrus Logic, Inc. at Austin, TX
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise