Berkeley Design Automation to Present RF Simulation Paper at the 2009 Design Automation Conference

SANTA CLARA, Calif. — (BUSINESS WIRE) — July 20, 2009 Berkeley Design Automation Inc., provider of the Analog FastSPICE™ (AFS) unified circuit verification platform for advanced analog, mixed-signal, and RF (AMS/RF) integrated circuits, today announced that the company will be presenting a RF circuit simulation paper at the technical session and exhibiting at the Design Automation Conference (DAC) 2009. The paper has been nominated for Best Paper at the upcoming show.

WHO:       Berkeley Design Automation, Inc.
 
WHAT: Technical Session 23 - Paper 23.2 - A Robust and Efficient Harmonic Balance (HB) Using Direct Solution of HB Jacobian, by Amit Mehrotra and Abhishek Somani.
 
Exhibit: Berkeley Design Automation will highlight how its AFS Platform enables AMS/RF design teams to verify what would otherwise require numerous simulators, achieve 2x higher verification efficiency, and signoff with the industry's only true SPICE accurate device noise analysis.
 
WHERE: Design Automation Conference 2009, Moscone Center, San Francisco, CA.

July 27 – 31, 2009. Berkeley Design Automation will be exhibiting at booth #1620 (South Hall).

 
WHEN: Paper to be presented on Wed. July 29, 9:00am, Room 125.

For more information, see http://www.dac.com.


1 | 2  Next Page »



Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

True Circuits:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Reverie: All That Glitters is not Past
More Editorial  
Jobs
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Digital and FPGA Hardware Designer for Giga-tronics Incorporated at San Ramon, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Technical Support Engineer for EDA Careers at Freemont, CA
SoC Design Engineer for Intel at Santa Clara, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Upcoming Events
European 3D Summit 2017 at 3, parvis Louis Néel 38054 Grenoble France - Jan 23 - 25, 2017
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy