Synopsys IC Compiler Multi-Corner/Multi-Mode Capability Delivers 2X Faster Design Closure

Eliminates Multiple Place & Route Iterations to Reliably Meet Time-to-Market Goals

MOUNTAIN VIEW, Calif., June 2 /PRNewswire-FirstCall/ -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that New Japan Radio Co., Ltd. (NJR), a leading supplier of linear integrated circuit devices for professional audio and high reliability automotive products, successfully deployed IC Compiler's multi-corner/multi-mode (MCMM) capability to achieve two times (2X) faster design closure. Previously, NJR performed half a dozen place-and-route iterations to close timing across all design modes and process corners, resulting in costly tapeout delays. IC Compiler's concurrent MCMM optimization is designed to simultaneously optimize across all modes and corners to eliminate multiple iterations and deliver faster time to results.

"We are facing shrinking time-to-market windows and intense competitive pressure," said Shoichi Matsumoto, general manager, IC Design Department IV, IC Division at NJR. "In order to retain our competitive edge, it is necessary to have a design closure flow that can deliver best-in-class results in half the time. IC Compiler's concurrent MCMM capability enabled us to reliably and efficiently meet these goals."

Being in the very competitive high-end consumer and automotive market segments requires NJR to deliver high accuracy and reliability in their finished product. These complex devices must operate correctly across all design modes and be 100 percent reliable across all process corners. With several back-to-back tapeouts a year, NJR typically has only a six-week period to place and route a single design. This tight schedule cannot be met if multiple iterations must be performed to close timing. IC Compiler provides them with precisely the solution they need, with concurrent MCMM capability performing simultaneous analysis and optimization across all modes, corners and design costs. With powerful core engines like the IC Compiler placer and Zroute DFM-focused router, combined with tight correlation to the technology-leading PrimeTime(R) signoff tool, IC Compiler helps deliver optimal results with predictable and accelerated time-to-design closure.

"MCMM, long available in IC Compiler, is now a mainstream design requirement, and dozens of companies worldwide rely on IC Compiler's concurrent MCMM capability to successfully tapeout their complex designs," said Bijan Kiani, vice president, Product Marketing and Business Development Group at Synopsys. "NJR has deployed IC Compiler and experienced the benefits of its concurrent MCMM capability to achieve faster design closure."

About Synopsys

Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at

Synopsys and PrimeTime are registered trademarks or trademarks of Synopsys, Inc. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

    Editorial Contacts:

    Sheryl Gulizia
    Synopsys, Inc.

    Lisa Gillette-Martin
    MCA, Inc.
    650-968-8900 ext. 115

Web site:

Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
Peggy AycinenaIP Showcase
by Peggy Aycinena
ARM: A Gnawing Sense of Unease
More Editorial  
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: UltraPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy