Jasper Patent Speeds Debug During Verification

12th patent in expanding formal technology portfolio


Mountain View, Calif. – April 17, 2009 – Jasper Design Automation,


provider of advanced formal technology solutions, today announced it
has been awarded U.S. Patent No. 7,506,288 for “interactive analysis
and debugging of a circuit design during functional verification of
the circuit design.”

The key benefit of this technology is that users performing functional
verification on a circuit design can accelerate design analysis and
debug, by removing the necessity for sequential tasks.

Jasper has now been granted 12 patents, with additional patents
pending. Through continuous innovation and responsiveness to market
requirements, Jasper delivers proven “Targeted ROI” to customers by
solving their most critical design challenges in ways that also speed
time to market, reduce overhead, and mitigate risk. This philosophy
is embodied in JasperGold®, the industry’s most powerful and effective
deep formal verification solution; and ActiveDesign™ with Behavioral
Indexing™ for accelerated legacy design and IP comprehension and
reuse.

About Jasper Design Automation
Jasper delivers industry-leading EDA solutions for semiconductor
design, verification, and reuse, based on the state-of-the-art formal
technology. Customers include worldwide leaders in wireless, consumer,
computing, and networking electronics, with over 100 successful chip
deployments. Jasper, headquartered in Mountain View, California, is
privately held, with offices and distributors in North America, South
America, Europe, India and Japan. Visit www.jasper-da.com for
Targeted ROI: reducing risks; increasing design, verification and
reuse productivity; and accelerating time to market.


# # #


Jasper Design Automation, the Jasper Design Automation logo,
ActiveDesign, Behavioral Indexing, and JasperGold are trademarks or
registered trademarks of Jasper Design Automation, Inc. All other
trademarks mentioned are the property of their respective companies.



Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Editorial
More Editorial  
Upcoming Events
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
SEMICON West 2017 at Moscone Center San Francisco CA - Jul 11 - 13, 2017
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
NEC: CyberWorkbench
S2C: FPGA Base prototyping- Download white paper
DownStream: Solutions for Post Processing PCB Designs



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy