Get2Chip Sets New Synthesis Standard with Enhanced RTL Synthesis Compiler; Upgraded Release Unleashes 2X Capacity and 4X Runtime Improvement over Previous Version

SAN JOSE, Calif.--(BUSINESS WIRE)--March 24, 2003--Get2Chip, Inc., a provider of high performance system on chip (SoC) synthesis, today introduced an enhanced version of its G2C-RC 02(TM) RTL synthesis compiler that targets very complex, high-capacity, high-speed designs larger than 1 million gates. The new product, G2C-RC 03(TM), provides a complete RTL-to-netlist flow including datapath, timing and test optimization and sets new synthesis standards for timing closure with 2X the capacity and 4X-runtime improvement over the previous version. G2C-RC 03 also includes Verilog 2001 support and open database access for chip finishing and customization with the standard interface.

"We are enabling superior designs with less effort and less cost," said Bernd U. Braune, chairman and CEO of Get2Chip, Inc. "G2C-RC 03 addresses the growing challenge of increased manufacturing cost and design complexity by going above and beyond our previous versions. The enhanced features offered in G2C-RC 03 further enable engineers to achieve improvement in clock speeds, faster runtimes, correlation of timing with the backend, reduction in area and compatibility with existing EDA tools."

Area, Delay and Algorithm Improvements

Benchmarked against G2C-RC 02 and tested on customer designs, G2C-RC 03 produced a 37% post layout improvement in area on a 500,000-gate block while maintaining timing. G2C-RC 03 also produced post layout delay improvements of 18% on an 800,000-gate block and 61% on a timing-critical 2 million-gate block while maintaining area.

Get2Chip's global-focus algorithms have been improved in the area of timing driven datapath component selection and optimization, which helps to produce a substantially different logic structure in the netlist. The improved netlist allows downstream timing-closure tools to work more efficiently while allowing the user to realize timing closure much easier than before. The open database access of G2C-RC 03 allows designers to incrementally modify their design at the netlist and view real time fully incremental timing analysis.

Value-Added Features

To produce superior designs with less effort, G2C-RC 03 brings value-added features such as test insertion and power optimization. New analytic technologies built into the software include a global-based optimization engine enabling linear behavior over design and library size, constraint-directed logic, power and datapath optimization and the industry's most efficient data representation. The total negative slack (TNS) optimization of G2C-RC 03 increases timing margins to optimize more than a design's critical path, providing extra timing margin for near timing critical signals.

Flow Compatible

G2C-RC 03 timing capabilities are enhanced by being fully flow compatible with:

-- Blast Fusion

-- Physical Compiler and Apollo

-- Astro

-- First Encounter, Physical Compiler, and Nanoroute

-- Physical Compiler and Nanoroute

-- Apollo and Sapphire

-- Silicon Ensemble/PKS.

Pricing and Availability

G2C-RC 03 is currently shipping and has a list price of $300K for a 3-year time-based license.

About Get2Chip

Get2Chip, Inc., is a leading supplier of software products that enable the design of the world's most complex integrated circuits (ICs), primarily found in the communications, wireless, computer, and consumer product markets. It was launched in 2000 by semiconductor veterans and chip design tool experts from Cadence Design Systems, Inc. (NYSE:CDN), LSI Logic Corp. (NYSE:LSI), Mentor Graphics Corp. (Nasdaq:MENT), Synopsys (Nasdaq:SNPS) and VLSI Technology -- now part of Philips Semiconductors (NYSE:PHG) (AEX:PHI).

Its breakthrough front-end tool suite provides fully integrated, multi-level synthesis that offers the flexibility to do chip design at the architectural, register transfer (RTL) or gate level. Get2Chip's products run on Sun and Hewlett Packard, and PC under Linux. Get2Chip is privately held and has development centers in San Jose, Calif., and Munich, Germany. Corporate headquarters: 2107 North First Street, Suite 350, San Jose, Calif. 95131. Telephone: 408/501-9600. Facsimile: 408/501-9610. Email: Email Contact. Web Site:

Get2Chip, G2C-AC, G2C-RC and RTL Compiler are trademarks of Get2Chip. All other product and company names are trademarks and registered trademarks of their respective companies.

CONTACT: Get2Chip, Inc.
             Earle Speranza, 408/501-9549
Email Contact

Review Article Be the first to review this article

Featured Video
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Director, Business Development for Kongsberg Geospatial at Ottawa, Canada
Director, Business Development for Kongsberg Geospatial at remote from home, Any State in the USA
Upcoming Events
IPC Technical Education - PCB Layout - Place and Route at Del Mar Fairgrounds 2260 Jimmy Durante Blvd. Del Mar CA - May 2, 2018
IPC Technical Education at Wisconsin Center 400 W Wisconsin Ave. Milwaukee WI - May 8, 2018
IPC High Reliability Forum at Embassy Suites: Baltimore-At BWI Airport 1300 Concourse Drive Linthicum MD - May 15 - 17, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise