Phyworks: High Sensitivity Transimpedance Amplifier to Boost FTTx GPON Deployments

BRISTOL, England—(BUSINESS WIRE)—April 8, 2009— Phyworks has launched a high sensitivity transimpedance amplifier that enables lower cost PIN photodiodes in the receive path of customer premises GPON applications to replace costly avalanche photodiodes (APDs). The reduction in component cost combined with elimination of the high voltage bias circuitry and lower yields associated with APDs is expected to help increase FTTx GPON deployment.

With an intrinsic input referred noise level of just 85nA, the PHY1096 transimpedance amplifier offers the world’s lowest noise performance at 2.5Gbps and has been designed to meet GPON Class B+ requirements with sensitivity better than –30dBm when using a PIN photodiode.

The PHY1096 is based on a pure CMOS process that operates from a 3.3V power supply. It integrates a 34kΩ transimpedance low noise front-end amplifier, automatic gain control and a highly stable output stage.

An output is also provided which can be used to implement a signal strength monitor circuit. For ease of interfacing, this is designed to sink or source a current equal to the PIN photodiode current. The PHY1096 is available in die form for mounting on a header to create a ROSA when combined with optics and photodiode. Operating temperature range is –40ºC to +85ºC.

The PHY1096 high sensitivity transimpedance amplifier from Phyworks is priced at $2.00USD in volume.



Contact:

Phyworks Limited
+44 (0)117 344 5072
E-mail: Email Contact
Web: www.phyworks-ic.com
or
Rob Davies
Publitek Limited
Tel: +44 (0)1225 470 000
E-mail: Email Contact
Web: http://www.publitek.com




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy