Reminder - Real Intent Attends DVCon to Demonstrate Verification Software

SAN JOSE, CA -- (MARKET WIRE) -- Feb 23, 2009 --


Who:

Real Intent, Inc., the innovator in automating the intelligence of formal techniques for design verification, will demonstrate how they deliver verification confidence for ASIC and FPGA designs, at Accellera's Design and Verification Conference ( DVCon) Expo, in San Jose, California.

What:

Real Intent will feature its 2-for-1 Appreciation Promotion for new and existing users of its software, and demonstrate Ascent™ for automatic verification, and Meridian CDC™ and Meridian FPGA™ for Clock Domain Crossing (CDC) for ASIC and FPGA designs, respectively.

When/Where:

Tuesday, February 24 - 2:00-6:30pm - Bayshore Ballroom

Wednesday, February 25 - 1:00-6:30pm - Bayshore Ballroom

Booth # 403

Doubletree Hotel, San Jose, California

Information:

For more information about Real Intent, please visit www.realintent.com.

For information about DVCon, please visit www.dvcon.org.

About Real Intent

Real Intent is extending breakthrough formal technology to critical problems encountered by design and verification teams worldwide. Real Intent's products dramatically improve the functional verification efficiency of leading edge application specific integrated circuit (ASIC), system-on-chip (SoC) and Field Programmable Gate Array (FPGA) devices. Over 40 major electronics design houses around the world use Real Intent software.

Real Intent is headquartered at 505 North Mathilda Avenue, Suite 210, Sunnyvale, CA 94085, phone: +1 (408) 830-0700 fax: +1 (408) 737-1962, Web: www.realintent.com, e-mail: Email Contact.

Meridian CDC, Meridian FPGA and Ascent are trademarks of Real Intent, Inc.

All other trademarks and tradenames are the property of their respective owners.

 

Add to Digg Bookmark with del.icio.us Add to Newsvine

 

Press contacts:
Georgia Marszalek
Valley PR LLC for Real Intent
+1-650-345-7477

Email Contact





Review Article Be the first to review this article
 True Circuits: Ultra PLL

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
Peggy AycinenaIP Showcase
by Peggy Aycinena
ARM: A Gnawing Sense of Unease
More Editorial  
Jobs
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy