Real Intent Attends DVCon to Demonstrate Verification Software

SAN JOSE, CA -- (MARKET WIRE) -- Feb 11, 2009 --


Who:

Real Intent, Inc., the innovator in automating the intelligence of formal techniques for design verification, will demonstrate how they deliver verification confidence for ASIC and FPGA designs, at Accellera's Design and Verification Conference ( DVCon) Expo, in San Jose, California.

What:

Real Intent will feature its 2-for-1 Appreciation Promotion for new and existing users of its software, and demonstrate Ascent™ for automatic verification, and Meridian CDC™ and Meridian FPGA™ for Clock Domain Crossing (CDC) for ASIC and FPGA designs, respectively.

When/Where:

Tuesday, February 24 - 2:00-6:30pm - Bayshore Ballroom

Wednesday, February 25 - 1:00-6:30pm - Bayshore Ballroom

Booth # 403

Doubletree Hotel, San Jose, California

Information:

For more information about Real Intent, please visit www.realintent.com.

For information about DVCon, please visit www.dvcon.org.

About Real Intent

Real Intent is extending breakthrough formal technology to critical problems encountered by design and verification teams worldwide. Real Intent's products dramatically improve the functional verification efficiency of leading edge application specific integrated circuit (ASIC), system-on-chip (SoC) and Field Programmable Gate Array (FPGA) devices. Over 40 major electronics design houses around the world use Real Intent software.

Real Intent is headquartered at 505 North Mathilda Avenue, Suite 210, Sunnyvale, CA 94085, phone: +1 (408) 830-0700 fax: +1 (408) 737-1962, Web: www.realintent.com, e-mail: Email Contact.

Meridian CDC, Meridian FPGA and Ascent are trademarks of Real Intent, Inc.

All other trademarks and tradenames are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Press contacts:
Georgia Marszalek
Valley PR LLC for Real Intent
+1-650-345-7477

Email Contact





Review Article Be the first to review this article
CST: Webinar October 19, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise