Agilent Technologies to Demonstrate Industry-First PCI Express® Jammer, Jitter Tolerance Test for Clock Devices, Million-Bit-Per-Minute Channel Simulator at DesignCon 2009

SANTA CLARA, Calif.—(BUSINESS WIRE)—February 2, 2009— Agilent Technologies Inc. (NYSE: A) today at DesignCon will demonstrate the industry’s first PCI Express Jammer, a jitter-tolerance test for embedded and forwarded clock devices, a million-bit-per-minute channel simulator, and a new powerful signal integrity toolset. Also on display include solutions for high-performance probing, high-speed interconnect analysis/simulation, FPGA debug for front-side CPU buses, FBD/DDR memory, Serial-ATA, USB, HDMI 1.3, DisplayPort, 10 Gigabit Ethernet and Fibre Channel.


In addition, Agilent will host 11 presentations and forums to help computer and consumer component vendors stay competitive in signal integrity, high-speed digital design and test.

“Agilent partners with computer and communication-component manufacturers to help them be well positioned in the market throughout the business cycle,” said Siegfried Gross, vice president and general manager of Agilent’s Digital Test Division. “By driving the development of innovative technology applications, we help them quickly launch products that address market needs. By continuing to invest in and innovate on manufacturers’ latest technologies, we prepare them to have the right products at the right time, when consumers are ready to spend again.”

Agilent’s New Test Solutions on Display

  • Agilent J-BERT N4903B high-performance serial BERT offers the only complete jitter-tolerance testing for embedded and forwarded clock devices. R&D and test engineers who validate and test compliance of high-speed serial computer and video bus and communication devices up to 12.5 Gb/s can accurately characterize and test compliance of next-generation multi-gigabit serial bus devices such as PCI Express 2.0, USB 3, QuickPath Interconnect (QPI), Hypertransport 3, fully buffered DIMM 2 (FB-DIMM 2) and more. Additional information is available at The press release is available at
  • The industry’s first PCI Express Jammer, the N5323A with inline error injection, provides design and test engineers of semiconductor and equipment manufactures with unprecedented ability to perform disruptive test of PCI Express devices in live systems, regardless of operating system and application type. This breakthrough concept for PCI Express testing is the only tool of its type in the industry and allows developers of computing, communcations, aerospace, storage and consumer equipment to shorten test cycles and improve time to market. Additional information is available at The press release is available at
  • Million-bit-per-minute channel simulation with fast eye measurement is available with Agilent’s new Channel Simulator technology. It is capable of simulating multigigabit/s chip-to-chip data links with simulation throughputs of more than a million bits per minute. The simulator allows signal-integrity engineers to interactively produce eye measurements -- and optimize transmit and receive equalization -- in serial links such as PCI Express, USB 3.0, and 10 gigabit Ethernet. Agilent will offer the Channel Simulator as part of the E8885 Convolution Simulator and its successor, the new W2302 Transient Convolution Element in Agilent’s Advanced Design System EDA software. Additional information is available at
  • Agilent’s W2500 ADS Transient Convolution GT accelerates signal integrity transient simulations on workstations that have NVIDIA's Compute Unified Device Architecture (CUDA)-based GPUs. This combination allows signal-integrity designers to run these simulations four to six times faster than on a workstation with a regular CPU. The W2500 Transient Convolution GT Element supports NVIDIA hardware, including Tesla C1060 Computing Processor and Tesla S1070 Computing System. ADS Transient Convolution GT is generally available from mid-February, with pricing starting at $10,000.
  • Agilent’s PLTS version 5.0 software and advanced calibration option create a powerful signal integrity toolset for high-speed digital designers performing interconnect design, test and verification. The N1930B-5TP option is a suite of three industry-first advanced calibration wizards that optimize the design of high-speed connectors, cables, backplanes and printed circuit boards. New features range from a probe calibration wizard and batch file converter to a DC point input for low-frequency accuracy. Additional information is available at

Agilent Hosted Presentations and Papers

Feb. 2

  • “Fixturing and Calibration Techniques for Obtaining Wide Bandwidth-Measured Data for Time Domain Simulations and Measurement-Based Modeling”

Feb. 3

  • The Use of Optimization in Signal Integrity Performance-Centric High Speed Digital Design Flows”
  • “Practical Analysis of Backplane Vias for 5 Gbps and Above”
  • “Analysis of Random Noise and the Effect of Band-Limited Noise on Stressed-Eye Receiver Tolerance Tests”
  • “Verify Your Signal Integrity Margins: De-Embedding of Fixtures and Probing in a Real-Time Digital Oscilloscope”

Feb. 4

  • “VNA Characterization of Cable Assemblies for Supercomputer Applications”
  • “Characterizing Non-Standard Impedance Channels with 50 Ohm Instruments”
  • “BER Performances for High-Speed Serial Link Systems Estimated by Using a Quasi-Analytical Method”

1 | 2  Next Page »

Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy