Reminder - Tanner EDA Features Affordable, Interoperable and Easy-to-Use Layout Design and Verification Software for Analog, Mixed-Signal and MEMS Design at EDSFair, Japan

YOKOHAMA, JAPAN -- (MARKET WIRE) -- Jan 20, 2009 --


At the Electronic Design and Solution Fair 2009 ( EDSFair2009) in Yokohama, Japan, Tanner EDA, the world leader in PC-based analog, mixed-signal (AMS) and MEMS circuit design software, will demonstrate its affordable, interoperable and easy to use Linux® and Windows® electronic design software, and present on "How to build a low cost analog IC design environment."


Tanner Tools Pro is a software suite for the design, layout and verification of analog, mixed signal, and RF and MEMS integrated circuits. It includes S-Edit for schematic capture, T-Spice for analog circuit simulation, L-Edit for physical layout and L-Edit DRC/Extract/LVS for physical verification.

HiPer Silicon builds on the capabilities of Tanner Tools Pro with advanced features that improve designer productivity. The capabilities include the HiPer Verify foundry-compatible physical verification engine, Verilog-A simulation and layout automation.


Exhibit: Thursday, January 22 - Friday, January 23, 2009, Booth 707
     13:30-14:15, Thursday, January 22
     12:30-13:15, Friday, January 23
     Room CM3.
Pacifico, Yokohama, Japan


To arrange an appointment or demonstration, please email Email Contact.

For more information about Tanner EDA, please visit or

For information about EDSFair, please visit

About Tanner EDA

Tanner EDA is a leading provider of PC-based electronic design automation (EDA) software solutions for the design, layout and verification of analog and mixed-signal ICs and MEMS. For more information on Tanner EDA products, visit

AMS: Analog and Mixed Signal
EDA: Electronic Design Automation
PC: Personal Computer
MEMS: Microelectromechanical Systems
RF: Radio Frequency

Linux is a registered trademark of Linus Torvalds. Windows is a registered trademark of Microsoft Corporation in the United States and other countries. Tanner EDA is a registered trademark of Tanner Research, Inc. Tanner Tools Pro and HiPer Silicon are trademarks of Tanner Research, Inc. All other trademarks and tradenames are the property of their respective owners.

Press Contact:
Georgia Marszalek
ValleyPR for Tanner EDA
+1 650 345 7477

Email Contact

Review Article Be the first to review this article
 True Circuits: Ultra PLL


Featured Video
Design Verification Engineer for intersil at Morrisville, North Carolina
Applications Engineer for intersil at Palm Bay, Florida
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018
IEEE Women in Engineering International Leadership Conference at 150 W San Carlos St San Jose CA - May 21 - 22, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise