Real Intent Delivers Verification Confidence at EDSFair

YOKOHAMA, JAPAN -- (MARKET WIRE) -- Jan 16, 2009 --


Who:

Real Intent, Inc., the leading supplier of formal verification software for electronic design, will demonstrate its software products and present on how they deliver verification confidence for ASIC and FPGA designs, at the Electronic Design and Solution Fair 2009 ( EDSFair2009) in Yokohama, Japan.

What:

Real Intent's software products include Ascent™, automatic verification software; Conquest™, static, formal Assertion-Based Verification (ABV) software; Meridian CDC™ and Meridian FPGA™ for Clock Domain Crossing (CDC) verification; and PureTime™, the most accurate verifier for Synopsys Design Constraint (SDC) timing exceptions, such as false and multi-cycle paths.

When/Where:

Exhibit: Thursday, January 22 - Friday, January 23, 2009, Booth 118

Presentation: Thursday, January 22, 12:10-12:20pm

Pacifico, Yokohama

Information:

To arrange an appointment or demonstration, please email Email Contact or Email Contact.

For more information about Real Intent, please visit www.realintent.com.

For information about EDSFair, please visit http://www.edsfair.com/e/.

About Real Intent

Real Intent is extending breakthrough formal technology to critical problems encountered by design and verification teams worldwide. Real Intent's products dramatically improve the functional verification efficiency of leading edge application specific integrated circuit (ASIC), system-on-chip (SoC) and Field Programmable Gate Array (FPGA) devices. Over 40 major electronics design houses, including AMD, NVIDIA, and NEC Electronics use Real Intent software.

Real Intent is headquartered at 505 North Mathilda Avenue, Suite 210, Sunnyvale, CA 94085, phone: +1 (408) 830-0700 fax: +1 (408) 737-1962, Web: www.realintent.com, e-mail: Email Contact.

Meridian CDC, Meridian FPGA, Conquest, Ascent, PureTime, are trademarks of Real Intent, Inc.

All other trademarks and tradenames are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Press contacts:
Georgia Marszalek
Valley PR LLC for Real Intent
+1-650-345-7477

Email Contact







Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
Verific: SystemVerilog & VHDL Parsers



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy