Real Intent Delivers Verification Confidence at EDSFair

YOKOHAMA, JAPAN -- (MARKET WIRE) -- Jan 16, 2009 --


Who:

Real Intent, Inc., the leading supplier of formal verification software for electronic design, will demonstrate its software products and present on how they deliver verification confidence for ASIC and FPGA designs, at the Electronic Design and Solution Fair 2009 ( EDSFair2009) in Yokohama, Japan.

What:

Real Intent's software products include Ascent™, automatic verification software; Conquest™, static, formal Assertion-Based Verification (ABV) software; Meridian CDC™ and Meridian FPGA™ for Clock Domain Crossing (CDC) verification; and PureTime™, the most accurate verifier for Synopsys Design Constraint (SDC) timing exceptions, such as false and multi-cycle paths.

When/Where:

Exhibit: Thursday, January 22 - Friday, January 23, 2009, Booth 118

Presentation: Thursday, January 22, 12:10-12:20pm

Pacifico, Yokohama

Information:

To arrange an appointment or demonstration, please email Email Contact or Email Contact.

For more information about Real Intent, please visit www.realintent.com.

For information about EDSFair, please visit http://www.edsfair.com/e/.

About Real Intent

Real Intent is extending breakthrough formal technology to critical problems encountered by design and verification teams worldwide. Real Intent's products dramatically improve the functional verification efficiency of leading edge application specific integrated circuit (ASIC), system-on-chip (SoC) and Field Programmable Gate Array (FPGA) devices. Over 40 major electronics design houses, including AMD, NVIDIA, and NEC Electronics use Real Intent software.

Real Intent is headquartered at 505 North Mathilda Avenue, Suite 210, Sunnyvale, CA 94085, phone: +1 (408) 830-0700 fax: +1 (408) 737-1962, Web: www.realintent.com, e-mail: Email Contact.

Meridian CDC, Meridian FPGA, Conquest, Ascent, PureTime, are trademarks of Real Intent, Inc.

All other trademarks and tradenames are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Press contacts:
Georgia Marszalek
Valley PR LLC for Real Intent
+1-650-345-7477

Email Contact







Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
Peggy AycinenaIP Showcase
by Peggy Aycinena
ARM: A Gnawing Sense of Unease
More Editorial  
Jobs
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy